# VC Verification IP AMBA AHB UVM User Guide

Version W-2024.09, September 2024



## **Copyright and Proprietary Information Notice**

© 2024 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

#### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

#### **Disclaimer**

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

#### **Trademarks**

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at <a href="https://www.synopsys.com/company/legal/trademarks-brands.html">https://www.synopsys.com/company/legal/trademarks-brands.html</a>.

All other product or company names may be trademarks of their respective owners.

#### Free and Open-Source Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

#### **Third-Party Links**

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

www.synopsys.com

	About This Guide	
	Web Resources	. 7
	Customer Support	. 7
	Synopsys Statement on Inclusivity and Diversity	. 7
1.	Introduction	9
	Introduction	9
	Prerequisites	10
	References	10
	Product Overview	10
	Language and Methodology Support	10
	Feature Support	11
	Protocol Features	11
	Verification Features	
	Methodology Features	
	Features Not Supported	
2.	Installation and Setup	
	Verifying the Hardware Requirements	13
	Verifying the Software Requirements	13
	Platform/OS and Simulator Software	14
	Synopsys Common Licensing (SCL) Software	
	Other Third Party Software	
	Preparing for Installation	
	Downloading and Installing	15
	Downloading From the Electronic Software Transfer (EST) System (Download Center)	15
	Downloading Using FTP with a Web Browser	16
	What's Next?	17
	Licensing Information	
	License Polling	18

	Simulation License Suspension	18
	Environment Variable and Path Settings	18
	Simulator-Specific Settings	19
	Determining Your Model Version	19
	Integrating a VIP into Your Testbench	19
	Creating a Testbench Design Directory	
	Setting Up a New VIP	
	Installing and Setting Up More than One VIP Protocol Suite	
	Updating an Existing Model	
	Removing Synopsys VIP Models from a Design Directory	23
	Reporting Information About DESIGNWARE_HOME or a Design Directory	23
	Running the Example with +incdir+	
	Getting Help on Example Run/make Scripts	
	The dw_vip_setup Utility	
	Include and Import Model Files into Your Testbench	29
	Compile and Run Time Options	
3.	General Concepts	32
	Introduction to UVM	32
	AHB VIP in an UVM Environment	32
	Master Agent	33
	Bus Request	
	Rebuilding Transactions	34
	Error Response	34
	Slave Agent	34
	System Env	35
	System Sequencer	36
	System Monitor	36
	Bus Env	37
	Dummy Master	37
	Default Slave	
	Arbiter	
	Control Signal Multiplexer	
	Write Data Multiplexer	
	Read Data and Response Multiplexer	
	Using AHB VIP to Verify a Multilayer Interconnect Matrix	
	Introduction	
	Configuration	

Example
Reset Functionality
AHB VIP Programming Interface
Configuration Objects
Transaction Objects
Analysis Ports
Callbacks
Callbacks in the Master Agent
Callbacks in Slave Agent
Interfaces and Modports
Bind Interfaces
Parameterized Interfaces
Events
Overriding System Constants
Verification Features
Sequence Collection
Performance Analyzer
Invoking Verdi GUI After Running the Simulation
Transaction Type Metrics
Cross Transaction Type
Cross Instance Type
Protocol Analyzer Support
Support for VC Auto Testbench
Verification Planner
Using AHB Verification IP
SystemVerilog UVM Example Testbenches
Installing and Running the Examples
Defines for Increasing Number of Masters and Slaves 60
Support for UVM version 1.2
Common Clock Mode
Why the User Needs to Disable Auto Item Recording

Backward Compatibility	. 85
AHB SolvNetPlus Articles	. 84
Use Model	
Configuration Attributes	
Customized Naming of Agent Instances	
Wait State Mechanisms	
Integrating the UVM_REG With AHB VIP	
Features Support Coverage in AHB5 and AHB Lite	
Memory Type	
Configuration Settings Required for Secure Transfer	
Secure Transfer	77
USE model:	
Data Bus Endianness	. 75
Use Model:	
Multiple Slave Select Signal	
Support for AHB5 Features	
Example	71
Configuration	
Verifying AHB Lite Slave DUT using master VIP	
Using AHB VIP in Lite Mode	
VIP configuration while using bus VIP, multiple masters (VIPs, DUTs), multiple slav (VIPs and DUTs)	. 68
Connecting a TLM 2.0 Slave	
Connecting a TLM 2.0 Master	
Mapping TLM Generic Payload to AHB Master Transactions	66
Generating TLM Generic Payload Stimulus	. 64
Support for TLM Generic Payload	64

## **Preface**

## **About This Guide**

This guide contains installation, setup, and usage material for SystemVerilog UVM users of the VC Verification IP for AMBA AHB, and is for design or verification engineers who want to verify AHB operation using an UVM testbench written in SystemVerilog. Readers are assumed to be familiar with AHB, Object Oriented Programming (OOP), SystemVerilog, and Universal Verification Methodology (UVM) techniques.

## **Web Resources**

- Documentation through SolvNetPlus: https://solvnetplus.synopsys.com (Synopsys password required)
- Synopsys Common Licensing (SCL): http://www.synopsys.com/keys

## **Customer Support**

To obtain support for your product, choose one of the following:

- 1. Go to https://solvnetplus.synopsys.comand open a case.
  - Enter the information according to your environment and your issue.
- Send an e-mail message tosupport\_center@synopsys.com.
  - Include the Product name, Sub Product name, and Tool Version in your e-mail so it can be routed correctly.
- 3. Telephone your local support center.
  - North America:
    - Call 1-800-245-8005 from 7 AM to 5:30 PM Pacific time, Monday through Friday.
  - All other countries:
    - https://www.synopsys.com/support/global-support-centers.html

## Synopsys Statement on Inclusivity and Diversity

Synopsys is committed to creating an inclusive environment where every employee, customer, and partner feels welcomed. We are reviewing and removing exclusionary

language from our products and supporting customer-facing collateral. Our effort also includes internal initiatives to remove biased language from our engineering and working environment, including terms that are embedded in our software and IPs. At the same time, we are working to ensure that our web content and software applications are usable to people of varying abilities. You may still find examples of non-inclusive language in our software or documentation as our IPs implement industry-standard specifications that are currently under review to remove exclusionary language.

1

## Introduction

This chapter gives a basic introduction, overview and features of the AMBA® AHB VIP.

This chapter discusses the following topics:

- Introduction
- Prerequisites
- References
- Product Overview
- · Language and Methodology Support
- Feature Support
- · Features Not Supported

#### Note:

Based on the AMBA Progressive Terminology updates, you must interpret the term Master as Manager and Slave as Subordinate in the VIP documentation and messages.

#### Introduction

The AHB VIP supports verification of designs that include interfaces implementing the AHB Specification. This document describes the use of AHB VIP in testbenches that comply with the SystemVerilog Universal Verification Methodology (UVM).

This approach leverages advanced verification technologies and tools that provide:

- · Protocol functionality and abstraction
- Constrained random verification
- · Functional coverage
- · Rapid creation of complex tests

- Modular testbench architecture that provides maximum reuse, scalability and modularity
- Proven verification approach and methodology
- · Transaction-level models
- Self-checking tests
- · Object oriented interface that allows OOP techniques

## **Prerequisites**

You must be familiar with the following:

- AHB
- · Object oriented programming
- · SystemVerilog and
- · Current version of UVM.

#### References

For more information on AHB Verification IP, refer to the following:

• Class Reference for VC Verification IP for AMBA AHB is available at:

\$DESIGNWARE\_HOME/vip/svt/amba\_svt/latest/doc/class\_ref/ahb\_svt\_uvm\_class\_reference/html/index.html

#### **Product Overview**

The AHB VIP is a suite of UVM-based verification components that are compatible for use with SystemVerilog-Compliant testbenches. The AHB VIP suite simulates AHB transactions through active agents, as defined by the AHB specification.

## Language and Methodology Support

In the current release, the AHB VIP suite supports the following languages and methodology:

- Languages
  - SystemVerilog

- Methodology
  - Qualified with UVM 1.1d and UVM 1.2

## **Feature Support**

The following sections list supported protocol, verification, and methodology features.

#### **Protocol Features**

AHB VIP currently supports the following protocol functions:

- AHB & AHB-Lite support
- All data widths
- All address widths
- All transfer types
- · All burst types and burst sizes
- · All protection types
- All slave response types
- Support in master for rebuilding transactions
- · Lock transactions

### **Verification Features**

AHB VIP currently supports the following verification functions:

- · Basic Protocol checking
- · Debug Port
- · Control on wait states timeouts
- VC Auto Testbench

## **Methodology Features**

AHB VIP currently supports the following methodology functions:

- VIP organized as a system Env, which includes set of master & slave agents. Master & slave agents can also be used in standalone mode.
- Analysis ports for connecting master/slave agent to scoreboard, or any other component.
- · Callbacks for master/slave agent.
- Events to denote start & end of transactions.

## **Features Not Supported**

Refer to section "Known Issues and Limitations" present in Chapter "AHB Verification IP Notes" in the AMBA SVT VIP Release Notes.

AMBA SVT VIP Release Notes are present at:

\$DESIGNWARE\_HOME/vip/svt/amba\_svt/latest/doc/PDFs/
amba svt release notes.pdf

## 2

## **Installation and Setup**

This chapter leads you through installing and setting up the Synopsys AHB UVM VIP. When you complete the checklist mentioned below, the provided example testbench will be operational and the Synopsys AHB UVM VIP will be ready to use.

The checklist consists of the following major steps:

- 1. Verifying the Hardware Requirements
- 2. Verifying the Software Requirements
- 3. Preparing for Installation
- 4. Downloading and Installing
- 5. What's Next?

#### Note:

If you encounter any problems with installing the Synopsys AHB VIP, contact Synopsys customer support.

## **Verifying the Hardware Requirements**

The AHB Verification IP requires a Solaris or Linux workstation configured as follows:

- 1440 MB available disk space for installation
- 16 GB Virtual Memory recommended

## **Verifying the Software Requirements**

The Synopsys AHB VIP is qualified for use with certain versions of platforms and simulators. This section lists software that the Synopsys AHB VIP requires.

#### Platform/OS and Simulator Software

 Platform/OS and VCS: You need versions of your platform/OS and simulator that have been qualified for use. To see which platform/OS and simulator versions are qualified for use with the AHB VIP, check the support matrix manual.

## Synopsys Common Licensing (SCL) Software

The SCL software provides the licensing function for the Synopsys AHB VIP.
 Acquiring the SCL software is covered here in the installation instructions in Licensing Information.

## **Other Third Party Software**

- Adobe Acrobat: Synopsys AHB VIP documents are available in Acrobat PDF files. You can get Adobe Acrobat Reader for free from http://www.adobe.com.
- **HTML browser:** Synopsys AHB VIP includes Class Reference documentation in HTML. The following browser/platform combinations are supported:
  - Microsoft Internet Explorer 6.0 or later (Windows)
  - Firefox 1.0 or later (Windows and Linux)
  - Netscape 7.x (Windows and Linux)

## **Preparing for Installation**

1. Set DESIGNWARE HOME to the absolute path where AHB VIP is to be installed:

```
setenv DESIGNWARE HOME absolute path to designware home
```

- Ensure that your environment and PATH variables are set correctly, including:
  - DESIGNWARE HOME/bin— The absolute path as described in the previous step.
  - LM\_LICENSE\_FILE The absolute path to a file that contains the license keys for your third-party tools. Also, include the absolute path to the third party executable in your PATH variable.

```
% setenv LM_LICENSE_FILE <my_license_file|port@host>
```

• SNPSLMD\_LICENSE\_FILE – The absolute path to a file that contains the license keys for Synopsys software or the port@host reference to this file.

```
% setenv SNPSLMD_LICENSE_FILE <my_Synopsys_license_file|port@host>
```

 DW\_LICENSE\_FILE – The absolute path to a file that contains the license keys for VIP product software or the port@host reference to this file.

```
% setenv DW LICENSE FILE <my VIP license file|port@host>
```

## **Downloading and Installing**

#### Important:

The Electronic Software Transfer (EST) system only displays products your site is entitled to download. If the product you are looking for is not available, contact est-ext@synopsys.com.

Follow the instructions below for downloading the software from Synopsys. You can download from the Download Center using either HTTPS or FTP, or with a command-line FTP session. If your Synopsys SolvNetPlus password is unknown or forgotten, go tohttp://SolvNetPlus.synopsys.com.

Passive mode FTP is required. The passive command toggles between passive and active mode. If your FTP utility does not support passive mode, use http. For additional information, refer to the following web page:

https://www.synopsys.com/apps/protected/support/EST-FTP\_Accelerator\_Help\_Page.html

## **Downloading From the Electronic Software Transfer (EST) System** (Download Center)

- 1. Point your web browser to http://SolvNetPlus.synopsys.com.
- Enter your Synopsys SolvNetPlus Username and Password.
- 3. Click Sign In button.
- 4. Make the following selections on SolvNetPlus to download the .run file of the VIP (See Figure 1).

Downloads tab

VC VIP Library product releases

<release\_version>

Download Here button

Yes, I Agree to the Above Terms button

Download . run file for the VIP




Figure 1 SolvNetPlus Selections for VIP Download

- 1. Set the DESIGNWARE\_HOME environment variable to a path where you want to install the VIP.
  - % setenv DESIGNWARE\_HOME VIP\_installation\_path
- 2. Execute the <code>.run</code> file by invoking its filename. The VIP is unpacked and all files and directories are installed under the path specified by the <code>DESIGNWARE\_HOME</code> environment variable. The <code>.run</code> file can be executed from any directory. The important step is to set the <code>DESIGNWARE\_HOME</code> environment variable before executing the <code>.run</code> file.

#### Note:

The Synopsys AMBA VIP suite includes VIP models for all AMBA interfaces (AHB, APB, AXI, and ATB). You must download the VC VIP for AMBA suite to access the VIP models for AHB, APB, AXI, and ATB.

## **Downloading Using FTP with a Web Browser**

- 1. Follow the above instructions through the product version selection step.
- 2. Click the "Download via FTP" link instead of the "Download Here" button.

- Click the "Click Here To Download" button.
- 4. Select the file(s) that you want to download.
- 5. Follow browser prompts to select a destination location.

#### Note:

If you are unable to download the Verification IP using above instructions, refer to "Customer Support" section to obtain support for download and installation.

#### What's Next?

The remainder of this chapter describes the details of the different steps you performed during installation and setup, and consists of the following sections:

- Licensing Information
- Environment Variable and Path Settings
- Determining Your Model Version
- Integrating a VIP into Your Testbench
- Include and Import Model Files into Your Testbench
- · Compile and Run Time Options

## **Licensing Information**

The AMBA VIP uses the Synopsys Common Licensing (SCL) software to control its usage.

You can find general SCL information in the following location:

http://www.synopsys.com/keys

For more information on the order in which licenses are checked out for each VIP, refer to VC VIP AMBA Release Notes.

The licensing key must reside in files that are indicated by specific environment variables. For more information about setting these licensing environment variables, see Environment Variable and Path Settings.

### **License Polling**

If you request a license and none are available, license polling allows your request to exist until a license becomes available instead of exiting immediately. To control license polling, you use the DW WAIT LICENSE environment variable as follows:

- To enable license polling, set the DW WAIT LICENSE environment variable to 1.
- To disable license polling, unset the DW\_WAIT\_LICENSE environment variable. By default, license polling is disabled.

### **Simulation License Suspension**

All VIP products support license suspension. Simulators that support license suspension allow a model to check in its license token while the simulator is suspended, then check the license token back out when the simulation is resumed.

#### Note:

This capability is simulator-specific; not all simulators support license check-in during suspension.

## **Environment Variable and Path Settings**

The following are environment variables and path settings required by the AHB VIP verification models:

- DESIGNWARE HOME: The absolute path to where the VIP is installed.
- DW\_LICENSE\_FILE The absolute path to file that contains the license keys for the VIP product software or the port@host reference to this file.
- SNPSLMD\_LICENSE\_FILE: The absolute path to file(s) that contains the license keys for Synopsys software (VIP and/or other Synopsys Software tools) or the port@host reference to this file.

#### Note:

For faster license checkout of Synopsys VIP software, you must ensure to place the desired license files at the front of the list of arguments to SNPSLMD LICENSE FILE.

LM\_LICENSE\_FILE: The absolute path to a file that contains the license keys for both Synopsys software and/or your third-party tools

The Synopsys VIP License can be set in either of the 3 license variables mentioned above with the order of precedence for checking the variables being:

```
DW_LICENSE_FILE->SNPSLMD_LICENSE_FILE->LM_LICENSE_FILE, but also note If DW_LICENSE_FILE environment variable is enabled, VIP would ignore SNPSLMD LICENSE FILE and LM LICENSE FILEsettings.
```

Hence to get the most efficient Synopsys VIP license checkout performance, set the <code>DW\_LICENSE\_FILE</code> with only the License servers which contain Synopsys VIP licenses. Also, include the absolute path to the third party executable in your PATH variable

### Simulator-Specific Settings

Your simulation environment and PATH variables must be set as required to support your simulator.

## **Determining Your Model Version**

The version of the AHB VIP verification models at the time of publication is less than 1.0a. The following steps tell you how to check the version of the models you are using.

#### Note:

Verification IP products are released and versioned by the suite and not by individual model. The version number of a model indicates the suite version.

• To determine the versions of VIP models installed in your \$DESIGNWARE\_HOME tree, use the setup utility as follows:

```
% $DESIGNWARE HOME/bin/dw vip setup -i home
```

 To determine the versions of VIP models in your design directory, use the setup utility as follows:

```
% $DESIGNWARE HOME/bin/dw vip setup -p design dir path -i design
```

## Integrating a VIP into Your Testbench

After installing the Synopsys VIP, follow these procedures to set up the VIP for use in testbenches:

- Creating a Testbench Design Directory
- · Setting Up a New VIP
- Installing and Setting Up More than One VIP Protocol Suite
- Updating an Existing Model

- Removing Synopsys VIP Models from a Design Directory
- Reporting Information About DESIGNWARE\_HOME or a Design Directory
- · The dw vip setup Utility

### **Creating a Testbench Design Directory**


A design directory contains a version of VIP that is set up and ready for use in a testbench. You use the dw\_vip\_setup utility to create design directories. For the full description of dw\_vip\_setup, refer to The dw\_vip\_setup Utility.

#### Note:

If you move a design directory, the references in your testbenches to the include files will need to be revised to point to the new location. Also, any simulation scripts in the examples directory will need to be recreated.

A design directory gives you control over the version of the Synopsys VIP in your testbench because it is isolated from the DESIGNWARE\_HOME installation. When you want, you can use dw\_vip\_setup to update the VIP in your design directory. This figure shows this process and the contents of a design directory.

Figure 2 Design Directory Created by dw\_vip\_setup



#### A design directory contains:

examples Each VIP includes example testbenches. The dw\_vip\_setup utility adds them in this directory, along with a script for simulation. If an example testbench is specified on the command line, this directory contains all files required for model, suite, and system testbenches.

*include* Language-specific include files that contain critical information for VIP models. This directory is specified in simulator command lines.

*src* VIP-specific include files (not used by all VIPs). This directory may be specified in simulator command lines.

.dw\_vip.cfg A database of all VIP models being used in the testbench. The dw\_vip\_setup program reads this file to rebuild or recreate a design setup.

#### Note:

Do not modify this file because dw vip setup depends on the original contents.

#### Note:

When using a design\_dir, you have to make sure that the DESIGNWARE\_HOME that was used to setup the design\_dir is the same one used in the shell when running the simulation. In other words when using a design\_dir, you have to make sure that the SVT version identified in the design\_dir is available in the DESIGNWARE\_HOME used in the shell when running the simulation.

### **Setting Up a New VIP**

After you have installed the VIP, you must set up the VIP for project and testbench use. All VIP suites contain various components such as transceivers, masters, slaves, and monitors depending on the protocol. The setup process gathers together all the required component files you need to incorporate into your testbench required for simulation runs.

You have the choice to set up all of them, or only specific ones. For example, the AHB VIP contains the following components.

- · ahb master agent svt
- ahb slave agent svt
- ahb system env svt

You can set up either an individual component, or the entire set of components within one protocol suite. Use the Synopsys provided tool called dw\_vip\_setup for these tasks. It resides in \$DESIGNWARE\_HOME/bin.

To get help on dw vip setup, invoke the following:

% \$DESIGNWARE HOME/bin/dw vip setup --help

You can set up either an individual component, or the entire set of components within one protocol suite. Use the Synopsys provided tool called dw\_vip\_setup for these tasks. It resides in \$DESIGNWARE\_HOME/bin.

#### To get help on dw\_vip\_setup, invoke the following:

```
% $DESIGNWARE HOME/bin/dw vip setup --help
```

The following command adds a model to the directory design dir.

```
% $DESIGNWARE_HOME/bin/dw_vip_setup -path /tmp/design_dir -add
ahb_system_env_svt
-svlog
```

This command sets up all the required files in /tmp/design dir.

The utility dw\_vip\_setup creates three directories under design\_dir which contain all the necessary model files. Files for every VIP are included in these three directories.

- examples: Each VIP includes example testbenches. The dw\_vip\_setup utility adds
  them in this directory, along with a script for simulation. If an example testbench is
  specified on the command line, this directory contains all files required for model, suite,
  and system testbenches.
- *include*: Language-specific include files that contain critical information for Synopsys models. This directory "include/sverilog" is specified in simulator commands to locate model files.
- *src*: Synopsys-specific include files This directory "src/sverilog/vcs" must be included in the simulator command to locate model files.

Note that some components are "top level" and will setup the entire suite. You have the choice to set up the entire suite, or just one component such as a monitor.

#### Important:

There must be only one design\_dir installation for each simulation, regardless of the number of Synopsys Verification and Implementation IPs you have in your project. Do create this directory in \$DESIGNWARE HOME.

## Installing and Setting Up More than One VIP Protocol Suite

All VIPs for a particular project must be set up in a single common directory once you execute the \*.run file. You may have different projects. In this case, the projects can use their own VIP setup directory. However, all the VIPs used by that specific project must reside in a common directory.

The examples in this chapter call that directory as design dir, but you can use any name.

In this example, assume you have the AXI suite set up in the *design\_dirdirectory*. In addition to the AXI VIP, you require the Ethernet and USB VIP suites.

First, follow the previous instructions on downloading and installing the Ethernet VIP and USB suites.

Once installed, the Ethernet and USB suites must be set up in and located in the same design\_dir location as AMBA. Use the following commands:

```
// First install AXI
%unix> $DESIGNWARE_HOME/bin/dw_vip_setup -path /tmp/design_dir
-add axi_system_env_svt -svlog
//Add Ethernet to the same design_dir as AXI
%unix> $DESIGNWARE_HOME/bin/dw_vip_setup -path /tmp/design_dir
-add ethernet_system_env_svt -svlog

// Add USB to the same design_dir as AMBA and Ethernet
%unix> $DESIGNWARE_HOME/bin/dw_vip_setup -path /tmp/design_dir
-add usb system env svt -svlog
```

To specify other model names, consult the VIP documentation.

By default, all of the VIPs use the latest installed version of SVT. Synopsys maintains backward compatibility with previous versions of SVT. As a result, you may mix and match models using previous versions of SVT.

## **Updating an Existing Model**

To add and update an existing model, do the following:

- 1. Install the model to the same location at which your other VIPs are present by setting the \$DESIGNWARE HOME environment variable.
- 2. Issue the following command using design\_dir as the location for your project directory.

```
%unix> $DESIGNWARE_HOME/bin/dw_vip_setup -path /tmp/design_dir
-add ahb_master_agent_svt -svlog
```

3. You can also update your design dir by specifying the version number of the model.

```
%unix> dw_vip_setup -path design_dir -add ahb_master_agent_svt -v
3.50a -svlog
```

## Removing Synopsys VIP Models from a Design Directory

This example shows how to remove all listed models in the design directory at "/d/test2/daily" using the model list in the file "del\_list" in the scratch directory under your home directory. The dw vip setup program command line is:

```
% $DESIGNWARE_HOME/bin/dw_vip_setup -p /d/test2/daily -r -m
~/scratch/del list
```

The models in the *del\_list* file are removed, but object files and include files are not.

## Reporting Information About DESIGNWARE\_HOME or a Design Directory

In these examples, the setup program sends output to STDOUT.

The following example lists the Synopsys VIP libraries, models, example testbenches, and license version in a DESIGNWARE HOME installation:

```
% $DESIGNWARE_HOME/bin/dw_vip_setup -i home
```

The following example lists the VIP libraries, models, and license version in a testbench design directory:

```
% $DESIGNWARE HOME/bin/dw vip setup -p design dir -i design
```

### Running the Example with +incdir+

In the current setup, you install the VIP under DESIGNWARE\_HOME followed by creation of a design

directory which contains the versioned VIP files. With every newer version of the already installed VIP

requires the design directory to be updated. This results in:

- Consumption of additional disk space
- Increased complexity to apply patches

The new alternative approach of directly pulling in all the files from <code>DESIGNWARE\_HOME</code> eliminates the

need for design directory creation. VIP version control is now in the command line invocation.

The following code snippet shows how to run the basic example from a script:

```
cd <testbench_dir>/examples/sverilog/amba_svt/tb_amba_svt_uvm_basic_sys/
// To run the example using the generated run script with +incdir+
./run amba svt uvm basic sys -verbose -incdir shared memory test vcsvlog
```

For example, the following compile log snippet shows the paths and defines set by the new flow to use VIP

files right out of DESIGNWARE HOME instead of design dir.

```
vcs -l ./logs/compile.log -q -Mdir=./output/csrc
+define+DESIGNWARE_INCDIR=<DESIGNWARE_HOME> \
+define+SVT_LOADER_UTIL_ENABLE_DWHOME_INCDIRS
+incdir+<DESIGNWARE_HOME>/vip/svt/amba_svt/<vip_version>/sverilog/include
\
-ntb_opts uvm -full64 -sverilog +define+UVM_DISABLE_AUTO_ITEM_RECORDING \
-timescale=lns/lps \
+define+SVT_UVM_TECHNOLOGY \
+incdir+<testbench_dir>/examples/sverilog/amba_svt/tb_amba_svt_uvm_basic_sys/. \
```

```
+incdir+<testbench_dir>/examples/sverilog/ethernet_svt/tb_amba_svt_uvm_ba
sic_sys/
env \
+incdir+<testbench_dir>/examples/sverilog/ethernet_svt/tb_amba_svt_uvm_ba
sic_sys/
dut \
+incdir+<testbench_dir>/examples/sverilog/ethernet_svt/tb_amba_svt_uvm_ba
sic_sys/
hdl_interconnect \
+incdir+<testbench_dir>/examples/sverilog/ethernet_svt/tb_amba_svt_uvm_ba
sic_sys/
tests \
-o ./output/simvcssvlog -f top files -f hdl files
```

#### Note:

For VIPs with dependency, include the +incdir+ for each dependent VIP.

## **Getting Help on Example Run/make Scripts**

You can get help on the generated make/run scripts in the following ways:

1. Invoke the run script with no switches, as in:

```
run ahb svt uvm basic sys --help
```

usage: run\_ahb\_svt\_uvm\_basic\_sys [-32] [-incdir] [-verbose] [-debug\_opts] [-waves] [-clean] [-nobuild] [-buildonly] [-norun] [-pa] <scenario> <simulator>

where <scenario> is one of: all amba\_pv\_test base\_test directed\_test override\_test random wr rd test

- <simulator> is one of: vcsmxvlog mtivlog vcsvlog vcszsimvlog vcsscvlog ncvlog vcszebuvlog vcsmxpcvlog vcsvhdl vcsmxpipvlog ncmvlog vcspcvlog
- -32 forces 32-bit mode on 64-bit machines
- -incdir use DESIGNWARE\_HOME include files instead of design directory
- -verbose enable verbose mode during compilation
- -debug opts enable debug mode for VIP technologies that support this option
- -waves [fsdb|verdi|dve|dump] enables waves dump and optionally opens viewer (VCS only)
- -seed run simulation with specified seed value
- -clean clean simulator generated files
- -nobuild skip simulator compilation
- -buildonly exit after simulator build

- -norun only echo commands (do not execute)
- -pa invoke Verdi after execution
- 2. Invoke the make file with help switch as in:

Usage: gmake USE\_SIMULATOR=<simulator> [VERBOSE=1] [DEBUG\_OPTS=1] [SEED=<value>] [FORCE\_32BIT=1] [WAVES=fsdb|verdi|dve|dump] [NOBUILD=1] [BUILDONLY=1] [PA=1] [<scenario> ...]

Valid simulators are: vcsmxvlog mtivlog vcsvlog vcszsimvlog vcsscvlog ncvlog vcszebuvlog vcsmxpcvlog vcsvhdl vcsmxpipvlog ncmvlog vcspcvlog

Valid scenarios are: all amba\_pv\_test base\_test directed\_test override\_test random\_wr\_rd\_test

#### Note:

You must have PA installed if you use the -pa or PA=1 switches.

### The dw vip setup Utility

The dw vip setup utility:

- Adds, removes, or updates AHB VIP models in a design directory
- Adds example testbenches to a design directory, the AHB VIP models they use (if necessary), and creates a script for simulating the testbench using any of the supported simulators
- Restores (cleans) example testbench files to their original state
- Reports information about your installation or design directory, including version information
- Supports Protocol Analyzer (PA)
- Supports the FSDB wave format

#### **Setting Environment Variables**

Before running dw vip setup, the following environment variables *must* be set:

DESIGNWARE HOME – Points to where the Synopsys VIP is installed

#### The dw\_vip\_setup Command

You invoke dw\_vip\_setup from the command prompt. The dw\_vip\_setup program checks command line argument syntax and makes sure that the requested input files exist.

#### The general form of the command is:

```
% dw_vip_setup [-p[ath] directory] switch (model
  [-v[ersion] latest | version_no] ) ...

or
% dw_vip_setup [-p[ath] directory] switch -m[odel_list] filename
where
```

[**-p**[ath] *directory*] The optional -path argument specifies the path to your design directory. When omitted, dw\_vip\_setup uses the current working directory.

*switch* The *switch* argument defines dw\_vip\_setup operation. This table lists the switches and their applicable sub-switches.

Table 1 Setup Program Switch Descriptions

Switch	Description
-a[dd] ( model [-v[ersion] version] )	Adds the specified model or models to the specified design directory or current working directory. If you do not specify a version, the latest version is assumed. The model names are:ahb_master_agent_svtahb_slave_agent_svtahb_system_env_svtThe -add switch causes dw_vip_setup to build suite libraries from the same suite as the specified models, and to copy the other necessary files from \$DESIGNWARE_HOME.
-r[emove] model	Removes <b>all versions</b> of the specified model or models from the design. The dw_vip_setup program does not attempt to remove any include files used solely by the specified model or models. The model names are:ahb_master_agent_svtahb_slave_agent_svtahb_system_env_svt
-u[pdate] ( model [-v[ersion] version] )	Updates to the specified model version for the specified model or models. The dw_vip_setup script updates to the latest models when you do not specify a version. The model names are:ahb_master_agent_svtahb_slave_agent_svtahb_system_env_svtThe -update switch causes dw_vip_setup to build suite libraries from the same suite as the specified models, and to copy the other necessary files from \$DESIGNWARE_HOME.
-e[xample] {scenario   model/scenario} [-v[ersion] version]	The dw_vip_setup script configures a testbench example for a single model or a system testbench for a group of models. The program creates a simulated run program for all supported simulators. If you specify a <i>scenario</i> (or system) example testbench, the models needed for the testbench are included automatically and do not need to be specified in the command. <b>Note:</b> Use the -info switch to list all available system examples.
-ntb	Not supported.

Table 1 Setup Program Switch Descriptions (Continued)

Switch	Description
-svtb	Use this switch to set up models and example testbenches for SystemVerilog UVM. The resulting design directory is streamlined and can only be used in SystemVerilog simulations.
-c[lean] {scenario   model/scenario}	Cleans the specified scenario/testbench in either the design directory (as specified by the <i>-path</i> switch) or the current working directory. This switch deletes <i>all files in the specified directory</i> , then restores all Synopsys created files to their original contents.
-i/nfo design   home[: <product>[:<version>[:<metho dology&gt;]]]</metho </version></product>	Generate an informational report on a design directory or VIP installation. design: If the '-info design' switch is specified, the tool displays productand version content within the specified design directory to standard output. This output can be captured and used as a modellist file for input to this tool tocreate another design directory with the same content. home: If the '-info home' switch is specified, the tool displays product, version, and exampl content within the VIP installation to standard output. Optional filter fields can also be specified such as <pre>product</pre> , <version< p="">, and<methodology< p="">&gt;&gt; delimited by colons (:). An error will be reported if anonexistent or invalid filter field is specified. Valid methodology namesinclude: OVM, RVM, UVM, VMM and VLOG.</methodology<></version<>
-h[elp]	Returns a list of valid dw_vip_setup switches and the correct syntax for each
model	Synopsys AHB VIP models are: ahb_master_agent_svtahb_slave_agent_svtahb_system_env_svtThe model argument defines the model or models that dw_vip_setup acts upon. This argument is not needed with the -info or -help switches. All switches that require the model argument may also use a model list. You may specify a version for each listed model, using the -version option. If omitted, dw_vip_setup uses the latest version. The -update switch ignores model version information.
-m/odel_list <filename></filename>	Specifies a file name, which contains a list of suite names to be added, updated, or removed from the design directory. This switch is valid during the following switch operations; for example, -add, -update, or -remove. The -m/odel_list switch displays one model name per line and each model includes a version selector. The default version is the latest. This switch is optional, but the filename argument is required whenever mentioned. Lines in the file starting with the pound symbol (#) are ignored.
-b/ridge	Updates the specified design directory to reference the current DESIGNWARE_HOME installation. All product versions contained in the design directory must also exist in the current DESIGNWARE_HOME installation.
-ра	Enables the run scripts and Makefiles generated by dw_vip_setup to support PA. If this switch is enabled, and the testbench example produces FSDB files PA will be launched and the FSDB files will be read at the end of the example execution.For run scripts, specify -pa.For Makefiles, specify -pa = 1.

Table 1 Setup Program Switch Descriptions (Continued)

Switch	Description
-waves	Enables the run scripts and Makefiles generated by dw_vip_setup to support the fsdb waves option . To support this capability, the testbench example must generate an FSDB file when compiled with the WAVES Verilog macro set to fsdb, that is, +define+WAVES=\"fsdb\". If a .fsdb file is generated by the example, the Verdi nWave viewer will be launched.For run scripts, specif-waves fsdb.For Makefiles, specify WAVES=fsdb.
-doc	Creates a doc directory in the specified design directory which is populatedwith symbolic links to the <i>DESIGNWARE_HOME</i> installation for documentsrelated to the given model or example being added or updated.
-methodology <name></name>	When specified with -doc, only documents associated with the specifiedmethodology name are added to the design directory. Valid methodologynames include: OVM, RVM, UVM, VMM, and VLOG.
-сору	When specified with -doc, documents are copied into the design directory, notlinked.
-s/uite_list <filename></filename>	Specifies a file name, which contains a list of suite names to be added, updated, or removed from the design directory. This switch is valid during the following switch operations; for example, -add, -update, or -remove. The -s/uite_list switch displays one suite name per line and each suite includes a version selector. The default version is the latest. This switch is optional, but the filename argument is required whenever mentioned. Lines in the file starting with the pound symbol (#) are ignored.
-simulator <vendor></vendor>	When used with the <code>-examples</code> witch, only simulator flows associated with the specified vendor are supported with the generated run script and Makefile. <i>Note</i> : Currently the vendors VCS, MTI, and NCV are supported.

#### Note:

The dw vip setup program treats all lines beginning with "#" as comments.

## **Include and Import Model Files into Your Testbench**

After you set up the models, you must include and import various files into your top testbench files to use the VIP.

Following is a code list of the includes and imports for components within amba system env svt:

```
/* include uvm package before VIP includes, If not included elsewhere*/
include "uvm_pkg.sv"

/* include AXI , AHB and APB VIP interface */
include "svt ahb if.svi"
```

```
include "svt_axi_if.svi"
include "svt_apb_if.svi"

/** Include the AMBA SVT UVM package */
include "svt_amba.uvm.pkg"

/** Import UVM Package */
import uvm_pkg::*;

/** Import the SVT UVM Package */
import svt_uvm_pkg::*;

/** Import the AMBA VIP */
import svt amba uvm pkg::*;
```

You must also include various VIP directories on the simulator command line. Add the following switches and directories to all compile scripts:

- · +incdir+<design dir>/include/verilog
- · +incdir+<design dir>/include/sverilog
- +incdir+<design dir>/src/verilog/<vendor>
- · +incdir+<design dir>/src/sverilog/<vendor>

Supported vendors are vcs, mti and ncv. For example:

```
+incdir+<design dir>/src/sverilog/vcs
```

Using the previous examples, the directory < design dir > would be /tmp/design dir.

## **Compile and Run Time Options**

Every Synopsys provided example has ASCII files containing compile and run time options. The examples for the model are located in:

\$DESIGNWARE\_HOME/vip/svt/<model>/latest/examples/sverilog/<example\_name>

The files containing the options are:

- sim\_build\_options (contain compile time options common for all simulators)
- sim run options (contain run time options common for all simulators)
- vcs build options (contain compile time options for VCS)
- vcs run options (contain run time options for VCS)
- mti build options (contain compile time options for MTI)
- mti\_run\_options (contain run time options for MTI)

- ncv\_build\_options (contain compile time options for IUS)
- ncv run options (contain run time options for IUS)

These files contain both optional and required switches. For AHB VIP, following are the contents of each file, listing optional and required switches:

vcs build options

Required: +define+UVM\_DISABLE\_AUTO\_ITEM\_RECORDING Optional: -timescale=1ns/1ps Required: +define+SVT\_<model>\_INCLUDE\_USER\_DEFINES

#### Note:

AMBA SVT VIP implementation does not depend on the macro UVM\_PACKER\_MAX\_BYTES. However, if UVM pack or unpack operation needs to be performed on the transaction handle in your testbench, then UVM\_PACKER\_MAX\_BYTES macro needs to be defined and set to an optimal value in your testbench. For example, if VIP title 1 needs UVM\_PACKER\_MAX\_BYTES to be set to 8192, and VIP title 2 needs UVM\_PACKER\_MAX\_BYTES to be set to 500000, you need to set UVM\_PACKER\_MAX\_BYTES to 500000.

vcs run options

Required: +UVM\_TESTNAME=\$scenario

#### Note:

The "scenario" is the UVM test name you pass to VCS.

## 3

## **General Concepts**

This chapter describes the usage of AHB VIP in an UVM environment, and its user interface. This chapter discusses the following topics:

- Introduction to UVM
- · AHB VIP in an UVM Environment
- Reset Functionality

#### Introduction to UVM

UVM is an object-oriented approach. It provides a blueprint for building testbenches using constrained random verification. The resulting structure also supports directed testing.

This chapter describes the usage of AHB VIP in UVM environment, and its user interface. Refer to the Class Reference HTML for a description of attributes and properties of the objects mentioned in this chapter.

This chapter assumes that you are familiar with SystemVerilog and UVM. For more information:

- For the IEEE SystemVerilog standard, see:
  - IEEE Standard for SystemVerilog—Unified Hardware Design, Specification, and Verification Language
- For essential guides describing UVM as it is represented in SystemVerilog, along with a Class Reference, see:
  - Universal Verification Methodology (UVM) 1.0 User's Manualat: http:// www.accellera.org/.

#### AHB VIP in an UVM Environment

The following sections describe how the AHB Verification IP is structured in an UVM testbench.

## **Master Agent**


The master agent encapsulates master sequencer, master driver, and system monitor. The master agent can be configured to operate in active mode and passive mode. The user can provide AHB sequences to the master sequencer.

The master agent is configured using the master configuration. The master configuration should be provided to the master agent in the build phase of the test.

Within the master agent, the master driver gets sequences from the master sequencer. The master driver then drives the AHB transactions on the AHB port.

The master driver and master monitor components within the master agent call callback methods at various phases of execution of the AHB transaction. Details of callbacks are covered in later sections. After the AHB transaction on the bus is complete, the completed sequence item is provided to the analysis port of master monitor, which can be used by the testbench.

Figure 3 Usage With Standalone Master Agent



### **Bus Request**

Master driver asserts bus request whenever it receives a sequence from the sequencer. For fixed burst type, master keeps the bus request asserted till the penultimate beat of the burst.

## **Rebuilding Transactions**

Master rebuilds transaction under the following conditions:

- 1. Arbiter initiated early burst termination occurs, that is when arbiter de-asserts grant signal before completion of a burst.
- 2. SPLIT/RETRY response is received.

Master rebuilds transactions using INCR burst type.

### **Error Response**

The behavior of master when it receives error response is decided based on the following configuration members:

```
1. svt ahb system configuration::master error response policy[]
```

2. svt\_ahb\_system\_configuration::error\_response\_policy (when svt\_ahb\_system\_configuration::master\_error\_response\_policy[] is not programmed by the user).

The master does not rebuild a transaction that aborted due to ERROR response.

## **Slave Agent**

The slave agent encapsulates slave sequencer, slave driver, and slave monitor. The slave agent can be configured to operate in active mode and passive mode. The user can provide AHB response sequences to the slave sequencer.

The slave agent is configured using slave configuration, which is available in the system configuration. The slave configuration should be provided to the slave agent in the build phase of the test.

In the slave agent, the slave monitor samples the AHB port signals. When a new transaction is detected, slave monitor provides a response request sequence to the slave sequencer. The slave response sequence within the sequencer programs the appropriate slave response. The updated response sequence is then provided by the slave sequencer to the slave driver. The slave driver in turn drives the response on the AHB bus.

#### Note:

The slave driver expects the slave response sequence to:

Return same handle of the slave response object as provided to the sequencer by the port monitor

Return the slave response object in zero time, that is, without any delay after sequencer receives object from the port monitor

If any of the above conditions is violated, the slave agent issues a FATAL message.

The slave driver and slave monitor components within the slave agent call the callback methods at various phases of execution of the AHB transaction. Details of callbacks are covered in later sections. After the AHB transaction on the bus is complete, the completed sequence item is provided to the analysis port of slave monitor, which can be used by the testbench.

test\_top

uvm\_test

uvm\_env

Slave
Config

Slave Agent

Master DUT

Figure 4 Usage With Standalone Slave Agent


## System Env

The AHB System Env encapsulates the master agent, slave agents, system sequencer and the system configuration. The number of slave agents are configured based on the system configuration provided by the user. In the build phase, the system Env builds the master and slave agents.

Interface signals 4

After the master & slave agents are built, the system Env configures the master & slave agents using the master and slave configuration information available in the system configuration.

Figure 5 System ENV



## **System Sequencer**

AHB System sequencer is a virtual sequencer with references to the master sequencers and slave sequencers in the system. The system sequencer is created in the build phase of the system Env. The system configuration is provided to the system sequencer. The system sequencer can be used to synchronize between the sequencers in master and slave agents.

## **System Monitor**

The System Monitor component is instantiated within the AHB System Env component. The System Monitor performs system-level checks across the master and slave ports within the system. The system monitor is enabled by setting the system configuration class member svt ahb system configuration::system monitor enable.

System monitor supports following checks:

- · Data Integrity across Interconnect master and slave ports
- Transaction routing

#### **Bus Env**

The Bus Env component is instantiated within the AHB System Env component. The Bus Env currently supports maximum of 16 masters and 16 slaves, including Dummy master and Default slave which are built into the Bus Env.

The bus can be configured using bus configuration class svt\_ahb\_bus\_configuration. The system configuration class svt\_ahb\_system\_configuration has a handle to the bus configuration class. Refer to AHB Class Reference for members of the bus configuration.

Bus Env component consists of following components:

- Dummy master
- · Default slave
- Arbiter
- Control signals multiplexer
- Write data multiplexer
- Read data/response multiplexer
- Decoder

### **Dummy Master**

The Dummy Master is a built-in bus Master model that only performs IDLE transfers. In the AHB Bus model, the Dummy Master is required. The Dummy Master is granted whenever there are no other Masters that can be granted to the System Bus.

There are two cases where the Arbiter must grant the System Bus to the Dummy Master:

- 1. When a Split response is given to a locked transfer
- 2. When a Split response is given and all other Masters have already been split

The port index of Dummy Master is configurable using System configuration.

#### **Default Slave**

The Default Slave is selected when the address is not within any allocated region. For nonsequential and sequential transfers, the default slave provides a two-cycle ERROR

response. For busy and idle transfers, the Default Slave provides a zero-wait state OKAY response.

The port index of Default Slave is configurable using System configuration.

#### **Arbiter**

Every Master has its own bus request pin to indicate the Arbiter when it wants bus ownership. In general, the Arbiter monitors the request pins of all active Masters and decides which Master gains bus ownership based on an arbitration algorithm. The Arbiter asserts that Master's HGRANT pin. In every cycle, only one Master will be granted the bus. The arbiter currently supports round robin arbitration algorithm.

The control of HGRANT by BUS VIP will be as follows:

- 1. Hgrant is asserted by BUS VIP based on Hbusreq.
- 2. Hgrant is de-asserted for the penultimate beat for fixed length burst that is, Hgrant signal is maintained HIGH all through the transaction for fixed length burst.

However, Early Burst Termination can still occur when Grant is taken away for the penultimate beat, if BUSY cycles are driven between last two beats of fixed length burst.

The LOCK support has been added in Bus VIP for all response types for the following response policies:

- CONTINUE ON ERROR
- ABORT ON ERROR

#### Note:

LOCK functionality is not supported for RETRY response withmax num rebuild attempts on retry respfeature being enabled.

# **Control Signal Multiplexer**

Each Master has its own set of control signals: HADDR, HBURST, HBUSREQ, HLOCK, HSIZE, HTRANS, HWRITE, and HPROT. The Control Signal Multiplexer is controlled by the system bus owner to select the bus owner's control signals.

The data phase is not aligned with the address phase, because of the pipeline nature of the AHB bus. For the data phase of a write transfer, the Data Bus is selected by the Write Data Multiplexer. For the data phase of a read transfer, the Data Bus is selected by the Read Data/Response Multiplexer. The hmaster port indicates which Master owns the Data Bus.

### Write Data Multiplexer

The Write Data Multiplexer is responsible for propagating the data of write transfers from the granted master to all the slaves in the system.

## **Read Data and Response Multiplexer**

The Read Data and Response Multiplexer is responsible for propagating the data and response of read transfers from the selected slave to all the masters in the system.

#### **Decoder**

The Decoder takes the system address that is an output of the Control Signals Multiplexer, then decodes the address and asserts the select pin for the selected Slave. At any time, only one Slave is selected. The decoder uses the address map specified in the system configuration for selecting the slave.


### **Using AHB VIP to Verify a Multilayer Interconnect Matrix**

#### Introduction

Multi-layer AHB is an interconnection scheme, based on the AHB protocol that enables parallel access paths between multiple masters and slaves in a system.

Figure 6 has two AHB bus (Layer), each layer can have one or more masters and zero or more slaves based on requirements. The architecture shown in Figure 6 is used to access the common slaves (slave1, slave2, and slave3) from both the layers through ICM.

Figure 6 AHB multilayer with multiple masters on same layer (source: ARM spec DVI0045B\_multilayer\_ahb\_overview)




#### Note:

Currently, the topology which contains only one master per layer is supported. All other topologies shown in ARM spec "DVI0045B\_multilayer\_ahb\_overview" are not yet supported.

# **AHB Lite Multilayer**

In multi-layer AHB lite mode system, each master has its own layer. The architecture shown in Figure 7 has only one sharable slave module accessible from the both the layer. If any slave is present in any layer, the decoder logic is used to select appropriate slave based on the address given by the master (In this case ICM acts like slave and this is the only slave for the both the layer, so the decoder is not required in this case).

Figure 7 AHB lite multilayer with Common Slave for both Layers



# Configuration

All connections are required to be done explicitly, so you must define SVT\_AHB\_DISABLE\_IMPLICIT\_BUS\_CONNECTION compile time macro.

You must set the following the configuration in the extended svt\_ahb\_system\_configuration class:

1. To set it to AHB lite mode, you must set the config:

```
ahb lite = 1;
```

2. To support multiple masters in same env:

```
ahb lite multilayer = 1;
```

3. To create system with 2 masters and 1 slave:

```
o create_sub_cfgs(2,1);
o num_masters = 2;
o num_slaves = 1;
```


### **Example**

The example shown in Figure 8 consists of:

- Master 1 has a dedicated layer; layer1
- Master 2 also has a dedicated layer; layer2

The interconnect matrix has one slave ports, accessible from either layer.

Figure 8 AHB Multilayer with Two Layers in Lite Mode



```
// Interface Signals
assign dut s.hclk = ahb if.hclk;
assign dut s.hresetn = ahb if.hresetn;
// Masterl Interface Signals
assign dut s.haddr l1 = ahb if.master if[0].haddr ;
assign dut s.htrans l1 = ahb if.master if[0].htrans ;
assign dut s.hsize 11 = ahb if.master if[0].hsize;
assign dut s.hburst 11 = ahb if.master if[0].hburst ;
assign dut_s.hwdata_l1 = ahb_if.master_if[0].hwdata ;
assign dut_s.hwrite_l1 = ahb_if.master_if[0].hwrite ;
assign ahb_if.master_if[0].hresp = dut_s.hresp_l1 ;
assign ahb_if.master_if[0].hready = dut_s.hready_l1 ;
assign ahb if.master if[0].hrdata = dut s.hrdata 11;
// Master2 Interface Signals
assign dut s.haddr 12 = ahb if.master if[1].haddr;
assign dut s.htrans 12 = ahb if.master if[1].htrans;
assign dut s.hsize 12 = ahb if.master if[1].hsize;
assign dut s.hburst 12 = ahb if.master if[1].hburst;
assign dut s.hwdata 12 = ahb if.master if[1].hwdata;
assign dut s.hwrite 12 = ahb if.master if[1].hwrite;
assign ahb_if.master_if[1].hresp = dut_s.hresp_12 ;
assign ahb_if.master_if[1].hready = dut_s.hready_12 ;
assign ahb if.master if[1].hrdata = dut s.hrdata 12;
// Slave Interface signals
assign ahb if.slave if[0].haddr = dut s.haddr;
assign ahb if.slave if[0].htrans = dut s.htrans;
assign ahb if.slave if[0].hsel = dut s.hsel s1;
assign ahb if.slave if[0].hsize = dut s.hsize;
assign ahb if.slave if[0].hburst = dut s.hburst;
assign ahb if.slave if[0].hwdata = dut s.hwdata ;
assign ahb if.slave if[0].hwrite = dut s.hwrite;
```

```
assign ahb_if.slave_if[0].hready_in = dut_s.hready;
assign dut_s.hresp = ahb_if.slave_if[0].hresp;
assign dut_s.hready_resp = ahb_if.slave_if[0].hready;
assign dut_s.hrdata = ahb_if.slave_if[0].hrdata;
```

#### **Active and Passive Mode**

This table lists the behavior of Master and Slave Agents in active and passive modes.

Table 2 Agents in Active and Passive Mode

Component Behavior in Active Mode	Component Behavior in Passive Mode
In active mode, Master and Slave components generate transactions on the signal interface.	In passive mode, master and slave components do not generate transactions on the signal interface. These components only sample the signal interface.
Master and Slave components continue to perform passive functionality of coverage and protocol checking. You can enable/disable this functionality through configuration.	In passive mode, master and slave components monitor the input and output signals, and perform passive functionality of coverage and protocol checking. You can enable/disable this functionality through configuration.
In active mode, the Port Monitor within the component performs protocol checks only on sampled (input) signals, that is, it does not perform checks on the signals that are driven (output signals) by the component. This is because when the component is driving an exception (exceptions are not supported in this release) the monitor should not flag an error, since it knows that it is driving an exception. Exception means error injection.	In passive mode, the port monitor within the component performs protocol checks on all signals. In passive mode, signals are considered as input signals.
In active mode, the delay values reported in the AHB transaction provided by the master and slave component, are the values provided by the user, and not the sampled delay values.	In passive mode, the delay values reported in the AHB transaction provided by the master and slave components, are the actual sampled delay values on the bus.

# **Reset Functionality**

The AHB VIP samples the reset signal synchronously. This means that, when reset is asserted or de-asserted, it is required that the clock connected to VIP is running. If the clock input to VIP is not running, assertion and de-assertion of reset is not detected, and the VIP would not sample and drive any signals.

When reset signal is asserted, all the transactions in master and slave agents whose address/data/response phases are in progress are aborted. All the aborted transactions are provided from the analysis port item observed port of the master and slave agents.

Chapter 3: General Concepts Reset Functionality

The svt\_ahb\_transaction::status and svt\_ahb\_transaction::beat\_status fields of these transactions reflect the value as ABORTED. The transactions which are not yet started by the master agent are resumed after the reset signal of master agent is de-asserted.

For READ/WRITE transactions whose address phase is complete, and data/response phase is in progress, a transaction ENDED notification is issued on the rising edge of clock when reset signal assertion is observed.

4

# **AHB VIP Programming Interface**

This chapter describes the programming interface used by the AHB VIP and discusses the following topics:

- Configuration Objects
- · Transaction Objects
- Callbacks
- Interfaces and Modports
- Events
- Overriding System Constants
- Verification Features

# **Configuration Objects**

Configuration data objects convey the system level and port level testbench configuration. The configuration of agents is done in the build() phase of environment or the testcase. If the configuration needs to be changed later, it can be done through reconfigure() method of the master, slave or system Env.

The configuration object properties can be of two types:

Static configuration properties:

Static configuration parameters specify configuration which cannot be changed when the system is running. Examples of static configuration parameters are number of masters and slaves in the system, data bus width, address width.

Dynamic configuration properties:

Dynamic configuration parameters specify configuration which can be changed at any time, irrespective of whether the system is running or not. Example of dynamic configuration parameter is timeout values.

The configuration data objects contain built-in constraints, which come into effect when the configuration objects are randomized.

The AHB VIP defines the following configuration classes:

System configuration (svt ahb system configuration)

System configuration class contains configuration information which is applicable across the entire system. User can specify the system level configuration parameters through this class.

User needs to provide the system configuration to the system Env from the environment or the testcase. The system configuration mainly specifies:

- Number of master and slave agents in the system Env
- Sub-configurations for master and slave agents
- Virtual top level AHB interface
- Address map
- Endian mode
- Master and Slave configuration (svt\_ahb\_master\_configuration and svt ahb slave configuration)

The master and slave configuration class contains configuration information which is applicable to the AHB master and slave agents in the system Env. Some of the important information provided by the slave configuration class is:

- Active/Passive mode of the agent
- Address and Data bus widths
- Enable/disable protocol checks
- Enable/disable port level coverage
- Values to be driven on bus during idle periods

The master and slave configuration objects within the system configuration object are created in the constructor of the system configuration.

Please refer to the AHB VIP Class Reference HTML documentation for details on individual members of configuration classes.

### **Transaction Objects**

Transaction objects, which are extended from the uvm\_sequence\_item base class, define a unit of AHB protocol information that is passed across the bus. The attributes of transaction objects are public and are accessed directly for setting and getting values.

Most transaction attributes can be randomized. The transaction object can represent the desired activity to be simulated on the bus, or the actual bus activity that was monitored.

AHB transaction data objects store data content and protocol execution information for AHB transactions in terms of timing details of the transactions.

These data objects extend from the uvm\_sequence\_item base class and implement all methods specified by UVM for that class.

AHB transaction data objects are used to:

- Generate random stimulus
- Report observed transactions
- Generate random responses to transaction requests
- Collect functional coverage statistics

Class properties are public and accessed directly to set and read values. Transaction data objects support randomization and provide built-in constraints.

Two set of constraints are provided - valid\_ranges and reasonable constraints.

- The valid\_ranges constraints limit generated values to those acceptable to the drivers. These constraints ensure basic VIP operation and should never be disabled.
- The reasonable\_\* constraints, which can be disabled individually or as a block, limit the simulation by:
  - Enforcing the protocol. These constraints are typically enabled unless errors are being injected into the simulation.
  - Setting simulation boundaries. Disabling these constraints may slow the simulation and introduce system memory issues.

The VIP supports extending transaction data classes for customizing randomization constraints. This allows you to disable some reasonable\_\* constraints and replace them with constraints appropriate to your system.

Individual reasonable\_\* constraints map to independent fields, each of which can be disabled. The class provides the reasonable\_constraint\_mode() method to enable or disable blocks of reasonable\_\* constraints.

AHB VIP defines following transaction classes:

- AHB Base Transaction (svt\_ahb\_transaction)
  - This is the base transaction type which contains all the physical attributes of the transaction like address, data, burst type, burst size, transaction status and so on.
- AHB Master transaction (svt ahb master transaction)

The master transaction class extends from the AHB transaction base class svt\_ahb\_transaction. The master transaction class contains the constraints for master specific members in the base transaction class. At the end of each transaction, the master agent provides object of type svt\_ahb\_master\_transaction from its analysis ports, in active and passive mode.

AHB Slave transaction (svt ahb slave transaction)

The slave transaction class extends from the AHB transaction base class svt\_ahb\_transaction. The slave transaction class contains the constraints for slave specific members in the base transaction class. The slave transaction is used to provide response information to the slave agent. At the end of each transaction, the slave agent provides object of type svt\_ahb\_slave\_transaction from its analysis ports, in active and passive mode.

The transaction contains a handle to the configuration object, which provides the configuration of the port on which this transaction would be applied. The configuration is used during randomizing the transaction. The configuration is available in the sequencer of the master/slave agent. The user sequence should initialize the configuration handle in the transaction using the configuration available in the sequencer of the master/slave agent. If the configuration handle in the transaction is null at the time of randomization, the transaction will issue a fatal message.

Please refer to the AHB VIP Class Reference HTML documentation for details on individual members of transaction classes.

# **Analysis Ports**

The port monitor in the master and slave agent provides an analysis port called "item\_observed\_port". At the end of the transaction, the master and slave agents respectively write the completed svt\_ahb\_transaction object to their analysis port. This holds true in active as well as passive mode of operation of the master/slave agent. The user can use the analysis port for connecting to scoreboard, or any other purpose, where a transaction object for the completed transaction is required.

### **Callbacks**

Callbacks are an access mechanism that enable the insertion of user-defined code and allow access to objects for scoreboarding and functional coverage. Each master and slave driver and monitor is associated with a callback class that contains a set of callback methods. These methods are called as part of the normal flow of procedural code. There are a few differences between callback methods and other methods that set them apart.

- Callbacks are virtual methods with no code initially, so they do not provide any
  functionality unless they are extended. The exception to this rule is that some of the
  callback methods for functional coverage already contain a default implementation of a
  coverage model.
- The callback class is accessible to users so the class can be extended and user code
  inserted, potentially including testbench specific extensions of the default callback
  methods, and testbench specific variables and/or methods used to control whatever
  behavior the testbench is using the callbacks to support.
- Callbacks are called within the sequential flow at places where external access would be useful. In addition, the arguments to the methods include references to relevant data objects. For example, just before a monitor puts a transaction object into an analysis port is a good place to sample for functional coverage since the object reflects the activity that just happened on the pins. A callback at this point with an argument referencing the transaction object allows this exact scenario.
- There is no need to invoke callback methods for callbacks that are not extended.
  To avoid a loss of performance, callbacks are not executed by default. To execute
  callback methods, callback class must be registered with the component using
  `uvm\_register\_cb macro.

AHB VIP uses callbacks in three main applications:

- · Access for functional coverage
- Access for scoreboarding
- · Insertion of user-defined code

# **Callbacks in the Master Agent**

In the master agent, the callback methods are called by master driver and master monitor components.

Following are the callback classes which contain the callback methods invoked by the master agent:

- · svt ahb master callback
- svt\_ahb\_master\_monitor\_callback

Please refer to Class Reference HTML documentation for details of these classes.

# **Callbacks in Slave Agent**

In the slave agent, the callback methods are called by slave driver and slave monitor components.

Following are the callback classes which contain the callback methods invoked by the slave agent:

- svt ahb slave callback
- · svt ahb slave monitor callback

Please refer to Class Reference HTML documentation for details of these classes.

# **Interfaces and Modports**

SystemVerilog models signal connections using interfaces and modports. Interfaces define the set of signals which make up a port connection. Modports define collection of signals for a given port, the direction of the signals, and the clock with respect to which these signals are driven and sampled.

AHB VIP provides the SystemVerilog interface which can be used to connect the VIP to the DUT. A top level interface svt\_ahb\_if is defined which contains an array of slave sub-interfaces of type svt\_ahb\_master\_if and svt\_ahb\_slave\_if.

The top level interface is contained in the system configuration class. The top level interface is specified to the system configuration class using the method svt\_ahb\_system\_configuration::set\_if.

The master interface is contained in the master configuration class. The master interface is specified to the master configuration class using the svt\_ahb\_master\_configuration::set\_master\_if method. The master interfaces are provided to the master configuration objects in the constructor of the system configuration.

The slave interface is contained in the slave configuration class. The slave interface is specified to the slave configuration class using svt\_ahb\_slave\_configuration::set\_slave\_if method. The slave interfaces are provided to the slave configuration objects in the constructor of the system configuration.

Please refer to Class Reference HTML documentation for more information on interfaces and modports.

#### **Bind Interfaces**

AHB VIP also supports bind interfaces for master & slave. Bind interface is an interface which contains directional signals for AHB. Users can connect DUT signals to these directional signals. Bind interfaces provided with VIP are svt\_ahb\_master\_bind\_if and svt ahb slave bind if.

To use a bind interface, user still needs to instantiate the non-bind interface, and then connect bind interface to the non-bind interface. VIP provides master and slave connector modules to connect the VIP bind interface to VIP non-bind interface. User needs to

instantiate a connector module corresponding to each instance of VIP master and slave, and pass the bind interface and non-bind interface instance to this connector module.

#### Parameterized Interfaces

AHB VIP supports parameterized interfaces svt\_ahb\_param\_if, svt\_ahb\_master\_param\_if and svt\_ahb\_slave\_param\_if. These interfaces are parameterized for signal widths. The default value of all the parameters are same as the system constants defined in svt\_ahb\_port\_defines.svi file. (refer to <a href="Overriding System Constants">Overriding System Constants</a>). These interface parameters can be changed to match the DUT signal widths. The parameter value should be less than or equal to the system constant defined in svt\_ahb\_port\_defines.svi or svt ahb user defines.svi file.

To use parameterized interface, the user still needs to instantiate the top-level interface svt\_ahb\_if. The svt\_ahb\_param\_if interface should be used for connecting top level svt\_ahb\_if interface signals (Multiplexed Signals from the AHB Bus, such as, hresp\_bus, hwrite\_bus) to the DUT. The svt\_ahb\_master\_param\_if interface should be used for connecting AHB Master VIP component to the DUT and svt\_ahb\_slave\_param\_if interface should be used to connect AHB Slave VIP component to the DUT.

Refer to tb\_ahb\_svt\_uvm\_basic\_param\_if\_sys example for usage of parameterized interface. The README file in the example describes the usage.

### **Events**

Master and slave driver and monitor issue EVENT\_XACT\_STARTED and EVENT\_XACT\_ENDED events. These events denote the start of transaction and end of transaction events. These notifications are issued by the master and slave component as described below, in both active and passive modes.

- EVENT\_XACT\_STARTED is issued on the rising clock edge when address phase of transaction is sampled on the bus.
- EVENT\_XACT\_ENDED is issued on the rising clock edge when the hready signal is sampled high for last data beat.

# **Overriding System Constants**

The VIP uses include files to define system constants, that in some cases you may override, so the VIP matches your expectations. For example, you can override the maximum delay values. You can also adjust the default simulation footprint, like maximum address width.

The system constants for the VIP are specified (or referenced) in the following files (the first three files reside at \$DESIGNWARE HOME/vip/amba svt/latest/include):

- svt\_ahb\_defines.svi: Top-level include file; allows for the inclusion of the common define symbols and the port define symbols in a single file. Also, it contains a `include to read user overrides if the `SVT\_AHB\_INCLUDE\_USER\_DEFINES symbol is defined.
- svt\_ahb\_common\_defines.svi: Defines common constants used by the AHB VIP components. You can override only the "User Definable" constants, which are declared in "ifndef" statements.
- svt\_ahb\_port\_defines.svi: Contains the constants that set the default maximum footprint of the environment. These values determine the wire bit widths in the 'wire frame'-- they do not (necessarily) define the actual bit widths used by the components, which is determined by the configuration classes.
- svt\_ahb\_user\_defines.svi: Contains override values that you define. This file can reside anywhere-- specify its location on the simulator command line.

To override the SVT\_AHB\_MAX\_ADDR\_WIDTH constant from the svt\_ahb\_common\_defines.svi file:

• Redefine the corresponding symbol in the svt ahb user defines.svi file. For example:

```
`define SVT AHB MAX ADDR WIDTH 64
```

- · In the simulator compile command:
  - Ensure that the directory containing svt\_ahb\_user\_defines.svi is provided to the simulator
  - Provide SVT\_AHB\_INCLUDE\_USER\_DEFINES on the simulator command line as follows:

```
+define+SVT AHB INCLUDE USER DEFINES
```

Note the following restrictions when overriding the default maximum footprint:

- Never use a value of 0 for a MAX \* WIDTH value. The value must be >= 1.
- The maximum footprint set at compile time must work for the full design. If you are
  using multiple instances of AHB VIP, only one maximum footprint can be set and must
  therefore satisfy the largest requirement.

### **Verification Features**

This section describes the various verification features available along with AHB VIP. This section discusses the following verification features:

- Sequence Collection
- Protocol Analyzer Support
- Verification Planner

### **Sequence Collection**

The AHB VIP provides a collection of AHB master and slave sequences. These sequences can be registered with the master & slave sequencers within the master and slave agents respectively, to generate different types of AHB scenarios.

The master sequences can be used as standalone sequences. These sequences are also added to the sequence library svt\_ahb\_master\_transaction\_sequence\_library. User can load the sequence library in the sequencer within the master agent. In such case, all sequences in the sequence library would get executed.

### **Performance Analyzer**


The performance analyzer tool is used to calculate the performance of sub-systems. For more information on FSDB Dumping, see Support for Native Dumping of FSDB.

### **Invoking Verdi GUI After Running the Simulation**

1. Invoking Verdi GUI after running the simulation:

```
verdi -lca -ssf test top.fsdb
```

Figure 9 Final View Of Performance Metric With Graph and Data Details



#### Note:

For more information, see Verdi Performance Analyzer.pdf.

# **Metrics Description**

Performance metrics are used to measure the performance of sub-systems. Each AMBA VIP has three types of performance metrics as follows:

- Transaction metrics
- · Cross transaction metrics
- · Cross instance metrics

### **Transaction Type Metrics**

These metrics are used to measure the performance of any given transaction. The following metrics comes under this type of metrics:

- \* trans read latency
- \* trans write latency

- \*\_trans\_read\_byte\_count
- \* trans write byte count

# **Cross Transaction Type**

These metrics are used to measure the performance across transactions at a given port. The following metrics comes under this type of metrics:

- \*\_ctrans\_min\_read\_latency
- \*\_ctrans\_min\_write\_latency
- \*\_ctrans\_max\_read\_latency
- \* ctrans max write latency
- \*\_ctrans\_avg\_read\_latency
- \* ctrans avg write latency
- \* ctrans read request count
- \* ctrans write request count
- \* ctrans read outstanding count
- \*\_ctrans\_write\_outstanding\_count
- \* ctrans read byte count
- \* ctrans write byte count

# **Cross Instance Type**

These metrics are used to measure the performance of the transactions across all ports. The following metrics comes under this type of metrics:

- \* cinst read request count
- \* cinst write\_request\_count
- \* cinst read request percentage
- \* cinst write request percentage
- \*\_cinst\_read\_bus\_bandwidth
- \* cinst read bus bandwidth
- \* cinst read byte count

• \* cinst write byte count

#### Note:

\* indicates the protocol name.( Eg. for AXI \*\_trans\_read\_latency will be axi trans read\_latency)

For more information, see \$DESIGNWARE\_HOME/vip/svt/amba\_svt/latest/doc/PDFs/ahb performance metrics supported through Verdi.pdf

### **Protocol Analyzer Support**

AHB VIP supports Protocol Analyzer. Protocol Analyzer is an interactive graphical application which provides protocol-oriented analysis and debugging capabilities. Protocol file generation is enabled or disabled through the variable "enable\_xml\_gen" that is defined in the class "svt\_ahb\_configuration". The default value of this variable is "0", which means that protocol file generation is disabled by default. To enable protocol file generation, set the value of the variable "enable\_xml\_gen" to '1' in the port configuration of each master or slave for which protocol file generation is desired. The next time that the environment is simulated, protocol files will be generated according to the port configurations.

The protocol files will be in .xml format. Import these files into the Protocol Analyzer to view the protocol transactions.

```
For Verdi documentation, see $VERDI_HOME/doc/Verdi_Transaction_and_Protocol_Debug.pdf.
```

#### Note:

Protocol Analyzer has been enhanced to read FSDB transactions and Verdi can load the FSDB transactions into Browser.

# **Support for VC Auto Testbench**

AHB VIP supports VC AutoTestbench which generates SV UVM testbench for Block level or Sub-System or System Level Design.

For VC ATB documentation, see Verdi Transaction and Protocol Debug.pdf.

# **Support for Native Dumping of FSDB**

Native FSDB supported in AHB VIP.

- FSBD Generation: Protocol Analyzer uses transaction-level dump database. You can use the following settings to dump the transaction database:
  - Compile Time Options

-lca -kdb // dumps the work.lib++ data for source coding view

```
+define+SVT_FSDB_ENABLE // enables FSDB dumping -debug access
```

For more information on how to set the FSDB dumping libraries, see Appendix B section in *Linking Novas Files with Simulators and Enabling FSDB Dumping* guide available at: \$VERDI HOME/doc/linking dumping.pdf.

 New configuration parameter pa\_format\_type is added for FSDB generation in svt\_ahb\_configuration.sv. Add the following setting in system configuration to enable the generation of FSDB

```
this.master_cfg[0].enable_xml_gen = 1;
this.slave_cfg[0].enable_xml_gen = 1;
this.master_cfg[0].pa_format_type = svt_xml_writer:: FSDB;
this.slave_cfg[0].pa_format_type= svt_xml_writer:: FSDB;
```

- *Invoking Protocol Analyzer*: Perform the following steps to invoke Protocol Analyzer in interactive or post-processing mode:
  - Post-processing Mode:

Load the transaction dump data and issue the following command to invoke the GUI: verdi -ssf <dump.fsdb> -lib work.lib++

In Verdi, navigate to Tools > Transaction Debug > Transaction and Protocol Analyzer.

Interactive Mode:

Issue the following command to invoke Protocol Analyzer in an interactive mode: <simv> -qui=verdi

#### Runtime Switch:

```
+svt enable pa=fsdb
```

Enables FSDB output of transaction and memory information for display in Verdi.

You can invoke the Protocol Analyzer as described above using Verdi. The Protocol Analyzer transaction view gets updated during the simulation.

#### **Verification Planner**

AHB VIP provides verification plans which can be used for tracking verification progress of AHB and AHB-Lite protocols. A set of top-level plans and sub-plans are provided.

The verification plans are available at: \$DESIGNWARE\_HOME/vip/svt/amba\_svt/latest/doc/VerificationPlans.

For more information, refer to the README file, which is available at: \$DESIGNWARE\_HOME/vip/svt/amba\_svt/latest/doc/VerificationPlans/README

# 5

# **Using AHB Verification IP**

This chapter discusses the UVM concepts and techniques for quickly achieving a basic constrained random testbench that incorporates the AHB VIP.

This chapter discusses the following topic:

- SystemVerilog UVM Example Testbenches
- Installing and Running the Examples
- · Common Clock Mode
- Why the User Needs to Disable Auto Item Recording
- Support for TLM Generic Payload
- VIP configuration while using bus VIP, multiple masters (VIPs, DUTs), multiple slaves (VIPs and DUTs)
- Support for AHB5 Features

# SystemVerilog UVM Example Testbenches

This section describes SystemVerilog UVM example testbenches that show general usage for various applications. A summary of the examples is listed in this table.

Table 3 SystemVerilog Example Summary

Example Name	Level	Description
tb_ahb_svt_uvm_basic_sys	Basic	The example consists of the following:A top-level testbench in SystemVerilogA dummy DUT in the testbench, which has two AHB interfacesAn UVM verification environmentAHB System component in the UVM verification environmentTwo tests illustrating directed and random transaction generation

Table 3 SystemVerilog Example Summary (Continued)

Example Name	Level	Description
tb_ahb_svt_uvm_basic_program_ sys	Basic	The example demonstrates the usage of program block.It consists of the following:A top-level testbench in SystemVerilogA dummy DUT in the testbench, which has two AHB interfacesThe ahb_basic_tb.sv file containing the user program in the exampleAn UVM verification environmentThe AHB system component in the UVM verification environmentTwo tests illustrating directed and random transaction generation
tb_ahb_svt_uvm_basic_bus_sys	Basic derivative	This example demonstrates the use of AHB Bus VIP
tb_ahb_svt_uvm_basic_param_if_ sys	Basic derivative	This example shows how to implement a basic functioning UVM testbench using AHB Verification IP with parameterized interface. The example consists of the following: A top-level testbench in SystemVerilogA dummy DUT in the testbench, which has two AHB interfacesA system level parameter interfaceUVM verification environmentAHB System component in the UVM verification environmentThree test files illustratingA base test that performs common functions for all testsDirected transaction generationRandom transaction generation
tb_ahb_svt_uvm_intermediate_sys	Intermediate	Not yet supported
tb_ahb_svt_uvm_advanced_sys	Advanced	Not yet supported

# **Installing and Running the Examples**

Following are the steps for installing and running the example tb\_ahb\_svt\_uvm\_basic\_sys. Similar steps are also applicable for other examples:

1. Install the example using the following command line:

% cd <location where example is to be installed>

% \$DESIGNWARE\_HOME/bin/dw\_vip\_setup -path ./design\_dir -e amba\_svt/tb\_ahb\_svt\_uvm\_basic\_sys -svtb

The example would get installed under: <design\_dir>/examples/sverilog/amba\_svt/tb\_ahb\_svt\_uvm\_basic\_sys

- 2. Use either one of the following to run the testbench:
  - a. Use the Makefile:

Three tests are provided in the "tests" directory.

The tests are:

ts.base\_test.sv

ts.directed test.sv

ts.random wr rd test.sv

For example, to run test ts.directed test.sv, do the following:

gmake USE\_SIMULATOR=vcsvlog directed\_test WAVES=1

Invoke "gmake help" to show more options.

1. Use the sim script:

For example, to run test ts.random wr rd test.sv, do the following:

./run\_ahb\_svt\_uvm\_basic\_sys -w random\_wr\_rd\_test vcsvlog

Invoke "./run\_ahb\_svt\_uvm\_basic\_sys -help" to show more options.

For more details of installing and running the example, refer to the README file in the example, located at:

\$DESIGNWARE\_HOME/vip/svt/amba\_svt/latest/examples/sverilog/tb ahb svt uvm basic sys/README

or

<design dir>/examples/sverilog/amba svt/tb ahb svt uvm basic sys/README

# **Defines for Increasing Number of Masters and Slaves**

The default max number of masters and slaves that can be used in an ahb\_system\_env is 16. This can be increased up to a maximum value of 128. To use more than 16 masters and slaves in an AHB system, you need to define the macros +define

+SVT AHB MAX NUM MASTERS <value>, +define+SVT AHB MAX NUM SLAVES <value>.

#### For example:

To use 100 AHB masters and 100 AHB slaves in a single AHB system env:

- 1. Add compile time options "+define+SVT\_AHB\_MAX\_NUM\_MASTERS\_100 +define +SVT AHB MAX NUM SLAVES 100"
- 2. In the VIP configuration, do:

```
svt_ahb_system_configuration::num_masters=100;
svt ahb system configuration::num slaves=100;
```

### Support for UVM version 1.2

While using UVM 1.2, note the below requirements:

- When using VCS version H-2013.06-SP1 and lower versions, you must define the USE\_UVM\_RESOURCE\_CONVERTERMACRO. This macro is not required to be defined with VCS version I-2014.03-SP1 and higher versions.
- It is not required to define the uvm\_disable\_auto\_item\_recording macro.

### **Common Clock Mode**

This section explains the user interface and use model to use different clock sources for different master and slave components in an AHB system.

The following attribute has been provided for user interface:

· svt ahb system configuration:: common clock mode

Data type: bit

Random Attribute: No

Default value: 1'b1

This attribute indicates whether a common clock should be used for all the components in the AHB system or not.

When svt\_ahb\_system\_configuration:: common\_clock\_mode attribute is set to 1:

- This mode is to be used if all AHB VIP components within AHB System VIP component are expected to run on the same clock.
- A common clock supplied to the top level interface is used for all the AHB masters, slaves and bus VIP components within the AHB system VIP component.
  - svt\_ahb\_if::hclk is the top level interface clock signal to be connected to the clock source. The same will be automatically used as clock signal for all the master and slave sub interfaces.

When svt\_ahb\_system\_configuration:: common\_clock\_mode attribute is set to 0:

- This mode is useful when some AHB VIP components need to run at different clocks.
- The user needs to supply separate clock to each of the AHB VIP components through the component interface.
  - svt\_ahb\_master\_if::hclk and svt\_ahb\_slave\_if::hclk are the port specific clock signals to be connected to respective clock sources.

Clock Source for System Level Components

There are certain components within AHB System VIP component which always need svt\_ahb\_if::hclk signal. These are AHB System Monitor (svt\_ahb\_system\_monitor) and AHB Bus VIP component (svt\_ahb\_bus\_env).

For AHB system monitor to function correctly, svt\_ahb\_if::hclk should be connected to the fastest clock in the system.

#### Note:

AHB Bus VIP does not support different clock frequencies on different ports.

Use Model for Separate Clock Sources

Configuration

Set svt\_ahb\_system\_configuration::common\_clock\_mode to 0 in SVT AHB system configuration object.

```
ahb sys cfg.common clock mode = 0;
```

Connecting separate clock sources

Consider an example AHB system with one master M0 and one slave S0. The top.sv file can look like this:

```
svt_ahb_if ahb_if;
bit SystemClock_m0;
bit SystemClock s0;
```

```
// Generate clock sources for M0, S0
assign SystemClock_m0 = SystemClock;
assign #1 SystemClock_s0 = SystemClock;

// If the system monitor is enabled
assign ahb_if.hclk = SystemClock;

// Assign separate clocks to M0, S0 interfaces
assign ahb_if.master_if[0].hclk = SystemClock_m0;
assign ahb_if.slave if[0].hclk = SystemClock_s0;
```

### Why the User Needs to Disable Auto Item Recording

If you are using AHB UVM or AXI UVM Verification IP, you need to define a macro named UVM\_DISABLE\_AUTO\_ITEM\_RECORDING. This section describes why this macro needs to be defined, and what are its implications if a user defined driver and sequencer also exist in the same environment.

AXI and AHB protocols are pipelined protocols. In pipelined protocols, driver needs to initiate the next transaction before the previous transaction completes. Thus, the VIP driver indicates seq\_item\_port.item\_done() much before the transaction is completed on the bus, so that the sequencer can provide next sequence item to the driver. Driver does not wait for a transaction to complete before calling seq\_item\_port.item\_done().

For AXI, seq\_item\_port.item\_done() is called as soon as the driver accepts a transaction from the sequencer. For AHB, seq\_item\_port.item\_done() is called when penultimate beat address of the current transaction is accepted by the slave. The VIP explicitly marks end of transaction when the transaction actually completes on the interface, instead of letting UVM do it. Hence, VIP needs to define UVM\_DISABLE\_AUTO\_ITEM\_RECORDING macro.

If the environment contains a user defined driver/sequencer, and the macro UVM\_DISABLE\_AUTO\_ITEM\_RECORDING is defined, user needs to make sure that the driver explicitly marks end of transaction when transaction actually completes on the interface. For example, for a non-pipelined protocol, user can call req.end\_tr() in the driver code after calling seq\_item\_port.item\_done(), assuming that seq\_item\_port.item\_done() is called only after the transaction is complete. Alternatively, user can call req.end\_tr() in the corresponding sequence, after the sequence unblocks based on seq\_item\_port.item\_done().

For pipelined protocol, user needs to wait till the transaction is complete on the bus, before calling req.end\_tr().

Code snippet of the driver (assuming non-pipelined protocol):

```
seq_item_port.item_done();
req.end tr();
```

Code snippet of the sequence (assuming non-pipelined protocol):

```
`uvm_do(req);
req.end tr();
```

#### Note:

VIPs for pipelined and non-pipelined protocols are designed to work correctly when UVM DISABLE AUTO ITEM RECORDING macro is defined.

### **Support for TLM Generic Payload**

The AHB VIP supports TLM Generic Payload feature where the user can develop sequences based on the uvm\_tlm\_generic\_payload transaction type. The AHB VIP then maps these Generic Payload sequences into AHB specific sequences.

### **Generating TLM Generic Payload Stimulus**

By default, AHB stimulus is generated using svt\_ahb\_master\_transaction sequence items in the AHB master agent sequencer. The bus-agnostic stimulus can be generated using uvm\_tlm\_generic\_payload sequence items.

You can enable this functionality by setting the svt\_ahb\_master\_configuration::use\_tlm\_generic\_payload to TRUE for the corresponding AHB master before that agents build\_phase is executed.

Enabling this functionality causes the instantiation of svt\_ahb\_tlm\_generic\_payload\_sequencer in the

svt\_ahb\_master\_agent::tlm\_generic\_payload\_sequencer property and the execution of a layering sequence on the AHB master transaction sequencer. The layering sequence pulls generated TLM generic payload sequence items from the generic payload sequencer, maps them to one or more AHB master transactions, and executes them on the driver. The layering sequence executes with a normal priority.

It is still possible to execute normal AHB master transaction sequences on the AHB master transaction sequencer, in parallel with the TLM generic payload layering sequence.

The response from the execution of the generic payload item is annotated in the generic payload sequence item itself. It is valid only when the completed generic payload sequence item is returned by the uvm\_sequence::get\_response() method.

The TLM generic payload sequence items are mapped into one or more AHB master transactions that implement the semantics of the Generic Payload transaction, as defined by the TLM 2.0 standard. It is not possible to generate all possible AHB master transactions from generic payload stimulus.

By default, generic payload WRITE and READ commands are mapped to WRITE and READ AHB INCR burst transactions respectively, with individual transfer size matching the configured port size. In case different AHB transactions are required, the generic payload sequence item must be annotated with an instance of the svt\_amba\_pv\_extension generic payload extension.

```
class my_gp_seq extends uvm_sequence#(uvm_tlm_generic_payload);
...
task body();
    svt_amba_pv_extension    pv;

    `uvm_create(req);
    pv = new("pv");
    req.set_extension(pv);
    ...
    pv.set_size(1);
    pv.set_length(64);

    `uvm_send(gp);
    endtask
endclass
```

The various attributes of the AMBA PV extension can be set to specify the characteristics of the AHB transaction(s) used to implement the annotated generic payload transaction. Should the annotation be present, it will be further annotated with the relevant response from the execution of the AHB transactions.

### **Mapping TLM Generic Payload to AHB Master Transactions**

It is possible to map the operations described using generic payload transactions into one or more valid AHB transactions. If the generic payload transactions cannot be mapped to valid AHB transactions, an error is issued and the UVM\_TLM\_INCOMPLETE\_RESPONSE status is returned.

The generic payload transactions are mapped to AHB transactions according to the generic payload semantics. Therefore, it is not possible to create all possible AHB transactions from the generic payload stimuli.

The uvm\_tlm\_generic\_payload sequence items optionally annotated with svt\_amba\_pv\_extension can be mapped to svt\_ahb\_master\_transaction instances by ensuring the following:

- 1. All data bytes must be enabled
- 2. The specified burst size must be 1, 2, 4, 8, 16, 32, 64 or 128, but must be less than or equal to the data bus width.
- The specified burst length must be a minimum of 1 and a maximum of 16.
- 4. If a WRAP burst type is specified, the specified burst length must be 4, 8 or 16.
- 5. The address of a burst may not cross a 1kB boundary.

The uvm\_tlm\_generic\_payload sequence item field and the optional field svt\_ahb\_pv\_extension are mapped to the randomized svt\_ahb\_master\_transaction as specified in this table. All other properties are randomized.

Generic Payload	AHB PV Extension / Default	AHB SVT Transaction
get_command()		xact_type
get_address()		addr
	F(get_burst(), get_length()) / INCR	burst_type
	get_size() / cfg.data_width	burst_size
	get_length() / computed	num_incr_beats
get_data()		data
	is_instruction() / DATA_ACCESS	prot0_type
	is_privileged() / USER	prot1_type
	is_bufferable() / NO	prot2_type

Generic Payload	AHB PV Extension / Default	AHB SVT Transaction
	is_cacheable / NO	prot3_type
	is_locked() / UNLOCKED	lock
randomized		control_huser
randomized		num_busy_cycles

### Connecting a TLM 2.0 Master

By default, TLM generic payload stimulus is generated using SystemVerilog sequences in the AHB master agent generic payload sequencer. If the TLM generic payload transactions are created by an ARM FastModel or a TLM interconnect model written in SystemC, it is possible to connect the AHB master agent to a TLM master or bridge.

This functionality must be enabled by setting the svt\_ahb\_master\_configuration::use\_pv\_socket to TRUE for the corresponding AHB master before that node's build phase is executed.

Enabling this functionality implies the enabling of TLM generic payload stimulus (see Section Mapping TLM Generic Payload to AHB Master Transactions). Enabling this functionality causes the instantiation of uvm\_tlm\_b\_target\_socket interface in the svt ahb master agent::b fwd property.

# Connecting a TLM 2.0 Slave

As Reactive agent, the sequence <code>svt\_ahb\_slave\_tlm\_response\_sequence</code> in AHB Slave agent sequencer translates slave transactions into corresponding AMBA-PV extended TLM Generic Payload Transactions.

This is applicable for TLM generic payload transactions created by an ARM Fast model or a TLM Slave model written in SystemC or SystemVerilog, connects the AHB Slave agent to a TLM Slave.

The AMBA VIP provides the sockets required for connecting the AHB Slave agent component to the TLM slave.

When the TLM Slave is implemented in SystemC, it is recommended to connect the socket on the Slave to the socket on the VIP using UVM connect or VCS/TLI and convert AMBA PV SystemVerilog transactions to AMBA PV SystemC transactions.

#### Note:

Support for TLM GP in the AHB slave is through sockets. Therefore, the configuration attribute svt\_ahb\_configuration::use\_pv\_socket must be set to 1 to enable TLM GP at the slave for the corresponding AHB Slave, prior to the execution of the build phase.

```
function void my_env::build_phase(uvm_phase phase);
super.build_phase(phase);
cfg.slave_cfg[0].use_pv_socket = 1;
uvm_config_db#(svt_axi_system_configuration)::set(this,
"ahb_env",
"cfg", cfg);
ahb_env = ahb_system_env::type_id::create("ahb_env", this);
endfunction
```

Enabling this functionality causes the instantiation of an uvm\_tlm\_b\_initiator\_socket interface in the svt ahb slave agent::resp socket property.

For demonstration of the usage for AHB, see the ts.amba\_pv\_test.sv test within the tb ahb svt uvm basic sys example.

# VIP configuration while using bus VIP, multiple masters (VIPs, DUTs), multiple slaves (VIPs and DUTs)

While using a bus VIP, two master VIPs, two master DUTs, two slave VIPs, and two slave DUTs, the configuration is as follows:

```
num masters=5;
```

#### Note:

One dummy master built-in to bus VIP, two VIP masters configured as active to drive the stimulus and two master VIPs configured in passive mode connected across the master DUTs

```
num slaves=5;
```

#### Note:

One default slave built-in to bus VIP, two slave VIPs configured as active to respond to transactions, and two slave VIPs configured in passive mode to monitor the slave DUTs

```
use bus=1;
```

#### Note:

This will create an instance of bus VIP inside the system env

```
create_sub_cfgs(5,5,5,5);
dummy_master=0;
default master=0;
```

#### Note:

Can be configured as 1 also

```
default_slave=0;
system monitor enable=1;
```

#### Note:

If you want to use a system monitor

```
set_addr_range(1, vip1_start_addr, vip1_end_addr);
set_addr_range(2, vip2_start_addr, vip2_end_addr);
set_addr_range(3, dut1_start_addr, dut1_end_addr);
set_addr_range(4, dut2_start_addr, dut2_end_addr);
create_sub_cfgs(num_masters, num_slaves, num_bus_masters,
num_bus_slaves);
```

The requirement for <code>num\_mastersmust</code> be equal to <code>num\_bus\_masters</code>. <code>num\_slavesmust</code> be equal to <code>num\_bus\_slaves</code>. Thus, we need to create a passive VIP agent for each of the DUT components

#### .

### **Using AHB VIP in Lite Mode**

### Verifying AHB Lite Slave DUT using master VIP

#### Configuration

All connections are required to be done explicitly, so you must define SVT AHB DISABLE IMPLICIT BUS CONNECTION compile time macro.

You must set the following configurations in the extended

```
svt ahb system configuration class:
```

1. To set it to AHB lite mode, you must set the config:

```
this.ahb lite = 1;
```


2. To connect Master VIP to Slave DUT, do the following cfg settings of 1 master and 0 slave:

```
this.create_sub_cfgs(1,0);
this.num_masters = 1;
this.num_slaves = 0;
```

#### **Example**

The example shown in Figure 10 contains one Master VIP and Slave DUT in AHB lite mode.

Figure 10 Connection of VIP Master with Slave DUT



```
// Interface Signals connections
assign dut_s.haddr = ahb_if.master_if[0].haddr;
assign dut_s.htrans = ahb_if.master_if[0].htrans;
assign dut_s.hsize = ahb_if.master_if[0].hsize;
assign dut_s.hburst = ahb_if.master_if[0].hburst;
assign dut_s.hwdata = ahb_if.master_if[0].hwdata;
assign dut_s.hwrite = ahb_if.master_if[0].hwrite;
assign ahb_if.master_if[0].hresp = dut_s.hresp;
assign ahb_if.master_if[0].hready = dut_s.hready;
assign ahb_if.master_if[0].hrdata = dut_s.hrdata;
```

# Verifying AHB Lite Master DUT using Slave VIP

# Configuration

All connections are required to be done explicitly, so you must define SVT AHB DISABLE IMPLICIT BUS CONNECTION compile time macro.

You must set the following configurations in the extended

```
svt ahb system configuration class:
```

1. To set it to AHB lite mode, you must set the config:

```
this.ahb lite = 1;
```


2. To connect Slave VIP to Master DUT, do the following cfg settings of 0 master and 1 slave:

```
this.create_sub_cfgs(0,1);
this.num_masters = 0;
this.num_slaves = 1;
```

### **Example**

The example shown in Figure 11 contains one Slave VIP and Master DUT in AHB lite mode.

Figure 11 Connection of Master DUT to Slave VIP



```
// Interface signals connections
assign ahb_if.slave_if[0].haddr = dut_m.haddr;
assign ahb_if.slave_if[0].htrans = dut_m.htrans;
assign ahb_if.slave_if[0].hsize = dut_m.hsize;
assign ahb_if.slave_if[0].hburst = dut_m.hburst;
assign ahb_if.slave_if[0].hwdata = dut_m.hwdata;
assign ahb_if.slave_if[0].hwrite = dut_m.hwrite;
assign ahb_if.slave_if[0].hready_in = dut_m.hready;
assign dut_m.hresp = ahb_if.slave_if[0].hresp,
assign dut_m.hready_resp = ahb_if.slave_if[0].hready,
assign dut_m.hrdata = ahb_if.slave_if[0].hrdata,
```

### **Support for AHB5 Features**

AHB VIP supports the following AHB5 features:

- · Multiple Slave select Signal
- · Data Bus Endianness
- · Secure transfers
- Memory type

To use all these features, user has to set the system configuration parameter ahb5 to 1 in the extended svt\_ahb\_system\_configuration class.

#### Note:

Note that if you are using AHB5 feature, you need to define the macro SVT\_AHB5\_ENABLE in svt\_ahb\_user\_defines.svi files. Refer to section Overriding System Constants for details on how to define a macro through user defines file.

### **Multiple Slave Select Signal**

A single slave interface is permitted to support multiple slave select, HSELx, signals. Each HSELx signal corresponds to a different decode of the higher order address bits.

This permits a single slave interface to provide multiple logical interfaces, each with a different location in the system address map. The minimum address space that can be allocated to a logical interface is 1KB. This approach removes the need for a slave to support the address decode to differentiate between the logical interfaces.

The new hsel signal is added to the AHB Bus interface

1. The Multiple Slave select signal in svt ahb if interface block:

```
logic [('SVT_AHB_MAX_HSEL_WIDTH -1) :0] hsel [(`SVT_AHB_MAX_NUM_SLAVES
-1):0];
```

2. The Multiple Slave select signal in svt\_ahb\_slave\_if interface block:

```
logic [('SVT AHB MAX HSEL WIDTH -1) :0] hsel;
```

To make use of Multiple Slave Select Signal, the following System configuration parameter has been added in svt ahb system configuration class

- ahb5
- · multi hsel enable
- · multi hsel width

For more information on this parameters, please refer the AHB class reference html.

A new method set\_hsel\_addr\_range is added to define the range of address for each multiple select signal for a given selected slave. This method is added in svt\_ahb\_slave\_addr\_range class.

Address map for each selected slave components is declared with help of hsel\_ranges[], set hsel addr range() functions.

### **Use Model:**

```
`define SVT AHB MAX HSEL WIDTH 10
class cust svt ahb system configuration extends
 svt ahb system configuration;
    \overline{/}** Constructor. Also Assign the Common configuration parameters for
 all topologies. */
  function new(string str="cust svt ahb system configuration");
     super.new(str);
    this.use bus = 1;
    this.system_monitor_enable = 1;
    this.num masters = \overline{3};
    this.num_slaves = 3;
    this.ahb lite = 0;
    this.ahb\overline{5} = 1;
    this.default slave = 0;
    this.multi hsel enable = new[this.num slaves]
 (this.multi hsel enable);
    for (int i=0; i < this.num slaves; <math>i++) begin
       if(i==0) begin
         this.multi hsel enable[i] = 0;
       else begin
         this.multi hsel enable[i] = 1;
       end
    end
    this.multi hsel width = new[6] (this.multi hsel width);
   //Salve 0 does not have multiple select signals
this.multi hsel width[0] = 1;
   // Slave 1 having 6 Select signals
    this.multi hsel width[1] = 6;
   //Slave 2 having 3 select signals
    this.multi hsel width[2] = 3;
```

```
/** Create port configurations */
    this.create sub cfgs(this.num masters,
 this.num slaves, this.num masters, this.num slaves);
    /** Set necessary configuration parameter for each master and slave
 configuration */
   for (int i=0; i<this.num masters; i++) begin</pre>
      this.master cfg[i].addr width = 32;
      this.master cfg[i].data width = 32;
   end
  for (int i=0; i<this.num slaves; i++) begin</pre>
       this.slave cfg[i].addr width = 32;
      this.slave cfg[i].data width = 32;
   end
    /** Set mode */
   this.master cfg[1].is active = 1;
    this.slave_cfg[1].is_active = 1;
    this.master cfg[2].is active = 1;
    this.slave cfg[2].is active = 1;
/** define the Slave address range */
    this.set addr range(1,32'h0200 0000,32'h0300 FFFF);
    this.set addr range (2, 32'h0a00 0000, 32'h0b00 FFFF);
/** define the Multiple Select Signal Address range with a Slave 1 */
    this.slave addr ranges[1].hsel ranges = new[6]
 (this.slave addr ranges[1].hsel ranges);
   foreach(this.slave addr ranges[1].hsel ranges[i]) begin
      case(i)
 0:this.slave addr ranges[1].set hsel addr range(0,32'h0200 0001,32'h0200
00FF);
 1:this.slave addr ranges[1].set hsel addr range(1,32'h0200 0100,32'h0200
_OFFF);
 2:this.slave addr ranges[1].set hsel addr range(2,32'h0200 1000,32'h0200
FFFE);
 3:this.slave addr ranges[1].set hsel addr range(3,32'h0300 0001,32'h0300
 4:this.slave addr ranges[1].set hsel addr range(4,32'h0300 0100,32'h0300
OFFF);
 5:this.slave addr ranges[1].set hsel addr range(5,32'h0300 1000,32'h0300
      endcase
    end
```

```
/** define the Multiple Select Signal Address range with a Slave 1 */
    this.slave_addr_ranges[2].hsel_ranges = new[3]
(this.slave_addr_ranges[2].hsel_ranges);
    foreach(this.slave_addr_ranges[2].hsel_ranges[i]) begin
        case(i)

0:this.slave_addr_ranges[2].set_hsel_addr_range(0,32'h0a00_0001,32'h0a00_00FF);

1:this.slave_addr_ranges[2].set_hsel_addr_range(1,32'h0a00_0100,32'h0a00_FFFF);

2:this.slave_addr_ranges[2].set_hsel_addr_range(2,32'h0b00_1000,32'h0b00_FFFE);
        endcase
    end
    endfunction // new
endclass
```

#### **Data Bus Endianness**

AHB5 introduces the Endian property to define which form of byte-invariant big-endian data access is supported.

The use of byte-invariant big-endian data structures simplifies accessing a mixed-endian data structure in a single memory space.

Using byte-invariant big-endian and little-endian means that, for any multi-byte element in a data structure:

- The element uses the same continuous bytes of memory, regardless of the endianness of the data.
- The endianness determines the order of those bytes in memory, meaning it determines whether the first byte in memory is the MS byte or the LS byte of the element.
- Any byte transfer to a given address passes the eight bits of data on the same data bus wires to the same address location, regardless of the endianness of any data element of which the byte is a part.

Two approaches to big-endian data storage are supported as follows:

· BE8 Byte-invariant big-endian:

The term, byte-invariant big-endian, is derived from the fact that a byte access (8-bit) uses the same data bus bits as a little-endian access to the same address.

When larger byte-invariant big-endian transfers occur, data is transferred such that:

- The MS byte is transferred to the transfer address.
- Decreasingly significant bytes are transferred to sequentially incrementing addresses
- BE32 Word-invariant big-endian:

The term, word-invariant big-endian, is derived from the fact that a word access (32-bit) uses the same data bus bits for the Most Significant (MS) and the Least Significant (LS) bytes as a little-endian access to the same address.

For half word and word transfers using word-invariant big-endian, data is transferred such that:

- The most significant byte is transferred to the transfer address.
- Decreasingly significant bytes are transferred to sequentially incrementing addresses.

For transfers larger than a word using word-invariant big-endian, data is split into word size blocks:

- The least significant word is transferred to the transfer address.
- Increasingly significant words are transferred to incrementing addresses.

To make use of Data Bus Endianness property, the following configuration parameter has been added in svt ahb configuration class.

- ahb5
- · invariant mode

For more information on this parameters, see the AHB class reference html.

### **USE** model:

```
class cust_svt_ahb_system_configuration extends
svt_ahb_system_configuration;
   /** Constructor. Also Assign the Common configuration parameters for
all topologies. */
function new(string str="cust_svt_ahb_system_configuration");
   super.new(str);
```

```
this.use bus = 1;
    this.system monitor enable = 1;
    this.num masters = 3;
    this.num slaves = 3;
    this.ahb lite = 0;
    this.ahb\overline{5} = 1;
    this.little endian =0; //Reconfiguring to set to big-endian format
    this.default slave = 0;
    /** Create port configurations */
    this.create sub cfgs(this.num masters,
this.num slaves, this.num masters, this.num slaves);
    /** Set necessary configuration parameter for each master and slave
configuration */
   for (int i=0; i<this.num masters; i++) begin</pre>
       this.master cfg[i].addr width = 32;
       this.master_cfg[i].data_width = 32;
       this.master cfg[i].invariant mode =
 svt ahb configuration::BYTE INVARIANT;
  end
 for (int i=0; i<this.num slaves; i++) begin</pre>
       this.slave cfg[i].addr width = 32;
       this.slave_cfg[i].data_width = 32;
       this.slave cfg[i].invariant mode =
svt ahb configuration::WORD INVARIANT;
    /** Set mode */
    this.master cfg[1].is active = 1;
    this.slave cfg[1].is active = 1;
    this.master cfg[2].is active = 1;
    this.slave cfg[2].is active = 1;
/** define the Slave address range */
    this.set_addr_range(1,32'h0200 0000,32'h0300 FFFF);
    this.set addr range(2,32'h0a00 0000,32'h0b00 FFFF);
endclass
```

#### **Secure Transfer**

Secure transfer property is introduced in AHB VIP by adding the signal "hnonsec" to interface and corresponding variable "nonsec trans" in the svt ahb transaction.sv class.

svt\_ahb\_transaction::nonsec\_trans variable is of enum type, with 2 enum values are declared as below

- 'NONSECURE\_TRANSFER' with value 1
- 'SECURE TRANSFER' with value 0.

By default svt\_ahb\_transaction::nonsec\_trans is set to enum value 'NONSECURE\_TRANSFER' by default indicating that secure transfer feature not available and if needed set to 'SECURE\_TRANSFER'.

To make use of secure transfer property, the following configuration parameter has been added in svt ahb configuration class.

· secure enable

For more information on this parameter, see the AHB class reference html.

### **Configuration Settings Required for Secure Transfer**

User has to set the following configurations in the extended

```
svt_ahb_system_configuration class:
    this.slave_cfg[0].secure_enable = 1;
    this.master cfg[0].secure enable = 1;
```

### **Memory Type**

AHB5 defines extended memory types. To support the additional memory types defined in AHB5, HPROT signal needs to be 7-bit wide. The width of HPROT signal gets programmed to 7 bit when the compile time macro SVT AHB5 ENABLE is defined.

The following configuration parameters support this feature:

```
svt_ahb_system_configuration::ahb5svt_ahb_configuration::extended_mem_enablesvt_ahb_bus_configuration::bus_extended_mem_enable
```

For more information on these parameters, see the AHB class reference html documentation.

The code snippets to enable this feature are:

```
// Add following line in the class extended from
  svt_ahb_system_configuration
this.ahb5 = 1;
// Set the configuration parameter for master and slave VIP components
  which need to support this feature
for (int i=0; i< this.num_masters; i++) begin
  this.master_cfg[i].extended_mem_enable = 1;
end
for (int i=0; i<this.num_slaves; i++) begin
  this.slave_cfg[i].extended_mem_enable = 1;
end</pre>
```

// If you use AHB Bus VIP component, add below line in the class extended
from svt\_ahb\_system\_configuration
this.bus\_cfg.bus\_extended\_mem\_enable = 1;

## Features Support Coverage in AHB5 and AHB Lite

This table shows the features that are supported for AHB5 and the support offered for full AHB and AHB Lite.

Features of AHB5	Specification Version Feature Added	Feature Supported in VII	•
		Full AHB	AHB LITE
Extended memory typesExisting cacheable memory type changing to modifiable and adding the new memory types: Lookup, Allocate and Shareable	ARM IHI 0033B.b	Supported in Active and Passive Manager.Supported in Active and Passive Subordinate.Supported in Bus VIP.Supported in AHB and AMBA System Monitor.	Supported in Active and Passive Manager.Supported in Active and Passive Subordinate.Supported in Bus VIP.Supported in AHB and AMBA System Monitor.
Secure transfersSecure transfers has an additional signal, HNONSEC. This signal is asserted for a non-secure transfer and de-asserted for a secure transfer and will be "X" if the secure transfer property is not enabled.	ARM IHI 0033B.b	Supported in Active and Passive Manager.Supported in Active and Passive Subordinate.Supported in Bus VIP.Supported in AHB and AMBA System Monitor.	Supported in Active and Passive Manager.Supported in Active and Passive Subordinate.Supported in Bus VIP.Supported in AHB and AMBA System Monitor.
Exclusive Transfers propertyExclusive transfers provide a mechanism to support semaphore-type operations.	ARM IHI 0033B.b	Supported in Active and Passive Manager.Supported in Active and Passive Subordinate.Supported in Bus VIP.Not Supported in AHB and AMBA System Monitor.	Supported in Active and Passive Manager.Supported in Active and Passive Subordinate.Supported in Bus VIP.Not Supported in AHB and AMBA System Monitor.
Multiple subordinate selectA single slave interface is permitted to support multiple slave select, HSELx, signals. Each HSELx signal corresponds to a different decode of the higher order address bits.	ARM IHI 0033B.b	Not Applicable in Active and Passive Manager.Supported in Active and Passive Subordinate.Not Supported in Bus VIP.Supported in AHB and AMBA System Monitor.	Not Applicable in Active and Passive Manager.Supported in Active and Passive Subordinate.Not Supported in Bus VIP.Supported in AHB and AMBA System Monitor.

Features of AHB5	Specification Version Feature Added	Feature Supported in VIF	,
Endian propertyDefines which form of byte-invariant big-endian data access is supported.Two approaches to big-endian data storage are supported as shown: BE8 - Byte invariant big endianBE32 - Word invariant big endian	ARM IHI 0033B.b	Supported in Active and Passive Manager.Supported in Active and Passive Subordinate.Supported in Bus VIP.Supported in AHB and AMBA System Monitor.	Supported in Active and Passive Manager.Supported in Active and Passive Subordinate.Supported in Bus VIP.Supported in AHB and AMBA System Monitor.
Stable between clock propertyDefines to determine if an interface guaranteesthat signals that are required to be stable remain stable between rising clock edges	ARM IHI 0033B.b	Not supported	Not supported
AtomicityDefines two atomic properties: Single-copy atomicity and multi-copy atomicity	ARM IHI 0033B.b	Not supported	Not supported
Sideband SignalsControl and data sideband signals added for user signaling	ARM IHI 0033C	Supported in Active and Passive Manager.Supported in Active and Passive Subordinate.Supported in Bus VIP.Not Supported in AHB and AMBA System Monitor.	
Write strobes propertyEnables a manager to issue a write that updates only a subset of active write data bytes.	ARM IHI 0033C	Supported in Active and Passive Manager.Supported in Active and Passive Subordinate.Supported in Bus VIP.Not Supported in AHB and AMBA System Monitor.	
Interface protection using parity and parity check signals	ARM IHI 0033C	Not supported	Not supported

### Integrating the UVM\_REG With AHB VIP

The following are the steps to integrate the uvm reg flow with AHB Master Agent:

1. Generate the System Verilog file for the register definition, using the ralgen utility.

```
ralgen -uvm -t <ahb_regmodel> <>.ralf will generate a System Verilog file with
register definition.
```

2. Instantiate and create the RAL/uvm\_reg model in the uvm\_env and pass that handle to the AHB Master agent.

```
// Declare RAL model.
ral sys slave regmodel;
virtual function void build phase (uvm phase phase);
super.build phase(phase);
/** Check if regmodel is passed to env if not then create and lock it.
* /
if (regmodel == null) begin
regmodel = ral_sys_slave::type_id::create("regmodel");
regmodel.build();
regmodel.set_hdl_path_root(hdl_path);
`uvm info("build phase", "Reg Model created", UVM LOW)
regmodel.lock model();
end
uvm config db#(uvm reg block)::set(this, "ahb system env.master[0]",
"ahb regmodel", regmodel);
endfunction : build phase
```

Call the reset() function of the regmodel from the reset phase of uvm env.

```
// Reset the register model
task reset_phase(uvm_phase phase);
phase.raise_objection(this, "Resetting regmodel");
regmodel.reset();
phase.drop_objection(this);
endtask
```

4. To enable the uvm\_reg adapter of the AHB Master agent, user need to do the following

Set the uvm\_reg\_enable, svt\_ahb\_master\_configuration attribute to one for the desired AHB Master agent.

```
this.master cfg[i].uvm reg enable= 1;
```

5. Modify the uvm reg tests if required, and execute them.

The complete example is available in the VIP installation (tb ahb svt uvm basic ral sys).

#### Note:

Download the example using the dw vip setup utility.

### **Wait State Mechanisms**

The following are the two types of mechanisms for Wait State:

- svt\_ahb\_slave\_transaction::num\_wait\_cycles programming it to insert the fixed number of wait states.
- svt\_ahb\_slave\_transaction::suspend\_response is kept asserted till we need the
  wait states insertion and when de-asserte, the driving of response proceeds from slave
  driver code.

### **Customized Naming of Agent Instances**

In general, when a system environment component creates instances of multiple sub-components and these sub-components do not have a specific name, it uses default names such as master[0], master[1], slave[0], slave[1] and so on.

If you intend to name these as CPU, CTRLR or other meaningful names for these sub-components, then AHB VIP offers you a mechanism.

# **Configuration Attributes**

The following configuration is already present in the svt\_configuration::inst which is inherited to the svt\_ahb\_configuration by default.

• string attribute svt configuration::inst = SVT UNSET INST NAME

You can use this attribute to define the instance name of a component before it is constructed. It is primarily used in situations where the creating component produces multiple sub-components and those sub-components do not have obvious names.

#### Note:

If this attribute is not set when creating the port configurations, then the AHB VIP creates instance names using the default naming standards such as 'master[0]', 'master[1]', 'slave[0]' or similar names.

### **Use Model**

In the case of AMBA AHB, there are separate port configurations for each manager and subordinate. Therefore, the agent instance names can be set using svt ahb configuration::inst.

If the AHB system configuration instance name is <code>sys\_cfg</code>, then you can set the custom agent instance as:

```
sys_cfg.master_cfg[0].inst = "CPU";
sys_cfg.slave_cfg[0].inst = "MEM";
```

This would change the agent paths in the component hierarchy of UVM testbench. Therefore, the testbench settings that are dependent of VIP component hierarchy must be updated accordingly as follows (typically all settings done using uvm config db::set):

- In the case of manager (CPU), the agent path is env.ahb\_system\_env.cpu, if the 'env' and 'ahb\_system\_env' are instances of testbench system environment and related AHB system environment.
- In the case of subordinate (MEM), the agent path is <code>env.ahb\_system\_env.MEM</code>, if the 'env' and 'ahb\_system\_env' are instances of testbench system environment and related AHB system environment.

#### For example:

```
uvm_config_db#(uvm_object_wrapper)::set(this,
  "env.ahb_system_env.MEM.sequencer.run_phase", "default_sequence",
  ahb_slave_transaction_memory_suspend_response_sequence::type_id::get());
```

# **VIP Components**

This section provides the behavior of each of the VIP components for this feature.

- Manager: The AHB manager port configuration instance attribute must be set.
- Subordinate: The relevant subordinate port configuration instance attribute must be set.
- AHB System: The relevant AHB system environment instance is constructed based on the related system configuration. To provide a custom instance name to the system environment, svt\_ahb\_system\_configuration::inst attribute can be used. This is relevant when svt\_amba\_system\_env is used. You must ensure the config\_db settings appropriately for virtual interface when changing the system\_environment instance name.

#### For example:

```
uvm_config_db#(virtual svt_ahb_if)::set(uvm_root::get(),
   "uvm test top.env.amba system env.custom ahb env","vif", ahb if 1);
```

### **AHB SolvNetPlus Articles**

This table lists the SolvNetPlus articles related to AMBA AHB.

Table 4 AHB SolvNetPlus Articles

Article Number	Title
000030540	AHB-SVT: Sequence for Verifying the Address Type Changes During Wait States
000024614	VC VIP: AHB VIP Mechanism to Model Different Types of AHBLite System
000022149	VC VIP: Using Shared Memory Across Multiple AHB Slave VIPs
000021801	VC VIP: Disabling BUSY Cycle Generation from SVT AHB Master VIP
000021805	VC VIP: Error: uninitialized virtual interface object with amba_svt_O-2018.12
000021766	VC VIP: AHB Fatal Message on 'check_transaction_validity'
000020264	VC VIP: How to get an Exclusive Access of the Sequencer for an Interrupt RAL Sequence in AHB Master?
000018679	VC VIP: Is There a Way to Control Address, Data Driven by the AHB VIP During Idle State; When There is No Transaction?
000008305	AHB-SVT: Sequence for Verifying the Address Type Changes During Wait States
000008277	AHB-SVT: Adding Master or Slave Monitor Callback for the AHB SVT VIP in an OVM Based Environment
000006376	How to Drive Additional Signals of AHB?
000008580	VC VIP: Generating an EBT from AHB Bus, Generating control_huser Signal From AHB Master, and Generating Different Kinds of Responses from AHB Slave

# 6

# **Backward Compatibility**

Certain changes were introduced in svt\_ahb\_if interface signals from AMBA SVT EA 1.48a onwards, for ease of use, which are not backwards compatible. This chapter provides the details of all such changes.

Following are the details of these changes:

- The common signals from the bus to all the masters and all slaves are added to svt ahb\_if with '\_bus' suffix.
  - Multiplexed Outputs to All Slaves

These signals will be connected to corresponding slave interface input signals as shown in this table.

Table 5 Multiplexed Output Signals to All Slaves

Multiplexed output signals of svt_ahb_if to all slaves	Implicitly connected corresponding input signals of svt_ahb_slave_if
haddr_bus	haddr
hburst_bus	hburst
hmaster_bus	hmaster
hmastlock_bus	hmastlock
hprot_bus	hprot
hsize_bus	hsize
htrans_bus	htrans
hwdata_bus	hwdata
hwrite_bus	hwrite
hready_bus	hready_in
control_huser_bus	control_huser

Multiplexed Outputs to All Masters

These signals will be implicitly connected to corresponding master interface input signals.

Table 6 Multiplexed Output Signals to All Masters

Multiplexed output signals of svt_ahb_if to all masters	Implicitly connected corresponding input signal of svt_ahb_master_if
hrdata_bus	hrdata
hready_bus	hready
hresp_bus	hresp

• These respective '\_bus' signals are passed by svt\_ahb\_if onto an array of master and slave interfaces as applicable, so that the implicit connectivity happens between the bus signals and all connected master and slave corresponding input signals.

```
svt ahb master if master if[`SVT AHB MAX NUM MASTERS-1:0](hclk,
                                                             hresetn,
hrdata bus,
hready bus,
hresp bus);
svt ahb slave if slave if[`SVT AHB MAX NUM SLAVES-1:0](hclk,
                                                            hresetn,
                                                            haddr bus,
                                                            hburst bus,
                                                            hmaster bus,
hmastlock bus,
                                                            hprot bus,
                                                            hsize_bus,
                                                            htrans bus,
                                                            hwdata bus,
                                                            hwrite_bus,
                                                            hready bus,
control huser bus);
```

This helps when the VIP bus ENV is enabled such that there is an implicit connectivity among the master agents, slave agents and the bus ENV. Even when bus ENV is not used, still the bus signals can be used to minimize the number of connections in the test bench.

The test bench connectivity looks like as follows:

#### For Example:

You can observe that the "\_bus" signals are used in below port map, which replaced the corresponding master and slave interface input signals as mentioned in the above tables. In the following example, master 0 is active master, and slave 1 is active slave.

```
DW ahb
         u DW ahb (
.hclk
              (ahb if.hclk),
.hclk (anb_if.ncik),
.hresetn (ahb_if.hresetn),
/*master 1 side of ahb protocol interface signals*/
 ahb if.master if[0].hready
             (ahb_if.hresp bus), // Earlier:
.hresp
 ahb if.master if[0].hresp
.hrdata (ahb if.hresp bus), // Earlier:
ahb if.master if[0].hrdata
/*slave 1 side of ahb protocol interface signals*/
.hready resp s1 (ahb if.slave if[1].hready),
.hsel_s1 (ahb_if.slave_if[1].hsel),
.haddr (ahb_if.haddr_bus), // Earlier:
ahb_if.slave_if[1].haddr
.hburst (ahb if.hburst bus), // Earlier:
ahb if.slave if[1].hburst
.hsize (ahb if.hsize bus), // Earlier:
ahb_if.slave_if[1].hsize
             (ahb if.htrans bus), // Earlier:
ahb_if.slave_if[1].htrans
             (ahb if.hprot bus), // Earlier:
.hprot
ahb if.slave if[1].hprot
.hwrite (ahb if.hwrite bus), // Earlier:
 ahb if.slave_if[1].hwrite
.hwdata (ahb if.hwdata_bus), // Earlier:
 ahb if.slave if[1].hwdata
.hmaster (ahb if.hmaster bus), // Earlier:
 ahb if.slave if[1].hmaster
```

If the master VIP agent and slave VIP agent are connected back to back without any
module in between, then such usage also needs similar update for all the signals
highlighted above. The same applies to all such signals from master-to-slave and
slave-to-master.

For Example,

```
Previous code: assign ahb_if.master_if[0].hresp =
ahb_if.slave_if[0].hresp

Modified code: ahb if.hresp bus = ahb if.slave if[0].hresp
```