VC VIP for AMBA CHI FAQ

Version W-2024.09, September 2024



Copyright and Proprietary Information Notice

© 2024 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

Free and Open-Source Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

www.synopsys.com

Contents

	About This Guide
	Web Resources
	Customer Support
	Synopsys Statement on Inclusivity and Diversity
1.	CHI Frequently Asked Questions (FAQ)
	What are the AXI arguments in svt_amba_system_configuration::create_sub_cfgs() and What Should I Pass to them?
	How to Enable the Following?
	Flit Delay Programming
	Protocol Analyzer Enabling Steps for Native FSDB on VCS and IUS 8
	Coverage Availability and Enabling
	Cache Backdoor Example
	What is Default RN-F Cache Size and How to Modify?
	Tracing/Reporting Capabilities from RN, SN, and System Monitor
	What Does Following Error Mean?
	How to Disable Node and System Monitor Protocol Checks?
	How to Generate Back to Back Transactions from CHI RN VIP to Generate Maximum Throughput for Performance Testing?
	How can the x/z checks be enabled and disabled in CHI VIP dynamically during the simulation?

Preface

About This Guide

This guide contains the frequently asked questions about VC Verification IP for AMBA CHI, and is for design or verification engineers who want to verify CHI operation using an UVM testbench written in SystemVerilog.

Web Resources

- Documentation through SolvNetPlus: https://solvnetplus.synopsys.com (Synopsys password required)
- Synopsys Common Licensing (SCL): http://www.synopsys.com/keys

Customer Support

To obtain support for your product, choose one of the following:

- 1. Go to https://solvnetplus.synopsys.comand open a case.
 - Enter the information according to your environment and your issue.
- 2. Send an e-mail message to support center@synopsys.com.
 - Include the Product name, Sub Product name, and Tool Version in your e-mail so it can be routed correctly.
- Telephone your local support center.
 - North America:
 - Call 1-800-245-8005 from 7 AM to 5:30 PM Pacific time, Monday through Friday.
 - All other countries:
 - https://www.synopsys.com/support/global-support-centers.html

Synopsys Statement on Inclusivity and Diversity

Synopsys is committed to creating an inclusive environment where every employee, customer, and partner feels welcomed. We are reviewing and removing exclusionary language from our products and supporting customer-facing collateral. Our effort also includes internal initiatives to remove biased language from our engineering and working

Contents

environment, including terms that are embedded in our software and IPs. At the same time, we are working to ensure that our web content and software applications are usable to people of varying abilities. You may still find examples of non-inclusive language in our software or documentation as our IPs implement industry-standard specifications that are currently under review to remove exclusionary language.

1

CHI Frequently Asked Questions (FAQ)

What are the AXI arguments in svt_amba_system_configuration::create_sub_cfgs() and What Should I Pass to them?

Note:

Based on the AMBA Progressive Terminology updates, you must interpret the term Master as Manager and Slave as Subordinate in the VIP documentation and messages.

svt_amba_system_configuration::create_sub_cfgs allows user to allocate system configurations for AXI, AHB, APB, and CHI System Envs.

The Prototype of the method is:

```
void create_sub_cfgs (int num_axi_systems, int num_ahb_systems, int
num apb systems,int num chi systems)
```

For example, To allocate one CHI System configuration, and three AXI System configurations within the AMBA System configuration, use as follows:

```
create sub cfgs(3,0,0,1);
```

How to Enable the Following?

Snoop generation from RN

You must run a snoop response sequence on the snoop_sequencer of RN-F. svt_chi_rn_snoop_response_sequence is part of the VIP sequence collection, that can be used.

For examle, do the following in the build phase of your base test

```
uvm_config_db#(uvm_object_wrapper)::set(this,
"env.amba_system_env.chi_system[0].rn*.rn_snp_xact_seqr.run_phase",
"default_sequence",
svt_chi_rn_snoop_response_sequence::type_id::get());
```

Response from SN

You must run a slave response sequence on SN sequencer.

svt_chi_sn_transaction_memory_sequence is part of the VIP sequence collection, that can be used.

For example, do the following in the build phase of your base test

```
uvm_config_db#(uvm_object_wrapper)::set(this,
"env.amba_system_env.chi_system[0].sn[0].sn_xact_seqr.run_phase",
"default_sequence",
svt_chi_sn_transaction_memory_sequence::type_id::get());
```

Memory in SN

Memory in SN is modeled using svt_chi_memory (extended from svt_mem). The SN VIP creates the memory by default. The SN response sequence must use the memory APIs to access the memory. The memory APIs that are used in the sequence are get_read_data_from_mem_to_transaction(), put_write_transaction_data_to_mem(). svt_chi_sn_transaction_memory_sequence already uses these memory APIs. The memory can also be created in user TB, and then passed to the SN agent using uvm_config_db::set().

· Cache in SN

SN does not have a cache. Cache is only part of RN agent, but not part of SN agent.

Flit Delay Programming

The delay is controlled through the following transaction class members:

- svt_chi_common_transaction::txdatflitv_delay []: Applicable for RN transaction, RN snoop transaction, and SN transaction.
- svt chi common transaction::txreqflitv delay: Applicable for RN transaction.
- svt_chi_common_transaction::txrspflitv_delay: Applicable for RN transaction, RN snoop transaction, and SN transaction.
- svt chi flit::tx flitpend flitv delay
- svt chi flit::tx flit delay

For more information, you can refer the HTML class reference documentation.

Protocol Analyzer Enabling Steps for Native FSDB on VCS and IUS

With VCS:

Compile time options:

```
-lca -kdb +define+SVT_FSDB_ENABLE -P
  ${VERDI_HOME}/share/PLI/VCS/${verdi_platform}/verdi.tab
-debug access
```

For more information on how to set the FSDB dumping libraries, see Appendix B section in *Linking Novas Files with Simulators and Enabling FSDB Dumping* guide available at: \$VERDI HOME/doc/linking dumping.pdf.

With IUS:

Compile time options:

```
-define SVT FSDB ENABLE -debug access+r
```

ENV variable setting:

```
setenv LD_LIBRARY_PATH ${VERDI_HOME}/share/PLI/IUS/${verdi_platform}
```

• VIP Configuration:

```
svt_chi_node_configuration::enable_xact_xml_gen=1
svt_chi_node_configuration::enable_fsm_xml_gen=1
svt_chi_system_configuration::enable_xml_gen=1
svt_chi_system_configuration::pa_format_type=svt_xml_writer::FSDB
```

Coverage Availability and Enabling

There are four kinds of coverage at port level:

- signal state coverage. This can be enabled using svt_chi_node_configuration::state_coverage_enable
- signal toggle coverage. This can be enabled using svt chi node configuration::toggle coverage enable
- Transaction coverage (functional covergroups to cover scenarios). This can be enabled using svt chi node configuration::transaction coverage enable.

For details, check the "covergroups" tab in the HTML class reference documentation.

 protocol checks coverage (functional covergroups to cover protocol checks). This can be enabled using:

```
svt_chi_node_configuration::pl_protocol_checks_coverage_enablesvt chi node configuration::ll protocol checks coverage enable
```

There is one kind of coverage at system level:

 system level protocol checks coverage (functional covergroups to cover system level protocol checks). This can be enabled using svt_chi_system_configuration::system_checks_coverage_enable

Cache Backdoor Example

Cache is present in RN-F agents. Cache is modeled using "svt_axi_cache". The following are the APIs in svt_axi_cache, which can be used in the testbench to do backdoor access:

```
function bit get addr at index ( input int index , output addr t addr )
function bit get_age ( addr_t addr , output longint age )
function int get any index ( int is unique , int is clean , int
low index , int high index )
function svt axi cache line get cache line (addr t addr)
function bit get cache type (addr taddr, output bit [3:0]
cache type )
function int    get_index_for_addr ( input addr_t addr )
function int    get_least_recently_used ( int low_index , int high_index ,
bit is not reserved = 1 )
function bit get prot type ( addr t addr , output bit is privileged ,
output bit is_secure , output bit is_instruction )
function bit get status ( addr t addr , output bit is unique , output
bit is clean )
function bit invalidate addr ( addr t addr )
function void invalidate all ()
function bit invalidate index ( int index )
function bit is partial dirty line ( input addr t addr , input bit
is aligned addr = 1)
function bit read by addr ( input addr t addr , output int index ,
 output bit [7:0] data [], output bit is_unique, output bit is_clean,
 output longint age )
function bit read_by_index ( input int index , output addr t addr ,
 output bit [7:0] data [], output bit is unique, output bit is clean,
 output longint age )
function bit set cache type ( addr t addr , bit [3:0] cache type )
function bit set prot type (addr t addr, int is privileged = -1, int
is secure = -1, int is instruction = -1)
function bit update status ( addr t addr , int is unique , int
 is clean )
```

```
function bit write ( int index , addr_t addr = 0, bit [7:0] data [],
  bit byteen [], int is_unique = -1, int is_clean = -1, longint age = -1,
  bit retain reservation = 0 )
```

For example,

```
bit [7:0] my_data[];
bit is_unique = 0;
bit is_clean = 0;
bit [43:0] addr;
svt_chi_rn_transaction _data;
bit byteen[];
my_data = new[`SVT_CHI_CACHE_LINE_SIZE];
byteen = new[`SVT_CHI_CACHE_LINE_SIZE];
for (int j= 0; j < my_data.size(); j++) begin
byteen[j] = 1'b1;
my_data[j] = _data.data[j*8+:8];
end
addr = 'h100000;
chi_system_env.rn[0].rn_cache. write(-1, addr, my_data, byteen,
is unique, is clean);</pre>
```

What is Default RN-F Cache Size and How to Modify?

The default cache size is 1024 lines. This can be modified using svt chi node configuration::num cache lines for that RN-F.

The default max value of cache size is 1024 lines, based on the value of macro SVT_CHI_MAX_NUM_CACHE_LINES. To increase the cache size beyond 1024, you must redefine the macro SVT_CHI_MAX_NUM_CACHE_LINES to a larger value.

Tracing/Reporting Capabilities from RN, SN, and System Monitor

For RN, SN, the tracing and reporting capabilities can be enabled using the following configurations. By default, these are disabled:

```
svt_chi_node_configuration::enable_ll_reporting
svt_chi_node_configuration::enable_ll_tracing
svt_chi_node_configuration::enable_pl_reporting
svt_chi_node_configuration::enable_pl_tracing
```

The tracing and reporting from system monitor can be enabled using the following configurations. By default, these are disabled:

```
svt_chi_system_configuration::display_summary_report
svt_chi_system_configuration::enable_summary_reporting
svt_chi_system_configuration::enable_summary_tracing
```

What Does Following Error Mean?

```
UVM_ERROR @ 41525 ns:
uvm_test_top.axitb_env.chi_master.driver.chi_system[0].chi_system_monitor
[get_mem_contents_as_byte_stream] Address 40000 of transaction {SYS_ID(0)}
OBJ_NUM(0) START_TIME(1325 ns) NODE_ID(1) TYPE(WRITENOSNPPTL) TXN_ID(0)
ADDR(40000) SIZE(SIZE_4BYTE) MEM_TYPE(NORMAL)} does not fall in any
slave's range. Skipping check
```

You might have missed to specify SN to HN mapping. It can be done by calling svt_chi_system_configuration::set_sn_to_hn_map(). Refer the HTML class reference documentation for more information.

How to Disable Node and System Monitor Protocol Checks?

To disable all the link layer checks of an RN, SN, do:

```
svt chi node configuration::ll protocol checks enable=0;
```

To disable all the protocol layer checks of an RN, SN, do:

```
svt chi node configuration::pl protocol checks enable=0;
```

To disable a specific check of RN/SN node, you need to get the handle of that check from the VIP agent's <code>err_check</code> and then call <code>disable_check()</code> on that handle. For example, to disable the check "signal_valid_rxsnpflitv_during_reset" on RN[0] of a <code>chi_system_env</code>, do the following in the <code>end_of_elaboration_phase</code>:

```
svt_err_check_stats l_signal_valid_rxsnpflitv_during_reset;
l_signal_valid_rxsnpflitv_during_reset =
  env.amba_system_env.chi_system[0].rn[0].err_check.find("signal_valid_rxs
  npflitv_during_reset");
if(l_signal_valid_rxsnpflitv_during_reset!=null)
  env.amba_system_env.chi_system[0].rn[0].err_check.disable_check(l_signal_valid_rxsnpflitv_during_reset);
else
  `uvm_error("end_of_elaboration_phase","could not get handle of
  signal_valid_rxsnpflitv_during_reset")
```

To disable all the system monitor checks do:

```
svt chi system configuration::system checks enable=0;
```

To disable a specific check of chi system monitor, you need to get the handle of that check from the chi_system_env's system_checker and then call disable_check() on that handle.



For example, to disable the check "coherent_snoop_type_match_check", do the following in the end of elaboration phase:

```
svt_err_check_stats l_coherent_snoop_type_match_check;
l_coherent_snoop_type_match_check =
  env.amba_system_env.chi_system[0].system_checker.find("coherent_snoop_ty
  pe_match_check");
if(l_coherent_snoop_type_match_check!=null)
env.amba_system_env.chi_system[0].system_checker.disable_check(l_coherent_snoop_type_match_check);
else
  `uvm_error("end_of_elaboration_phase","could not get handle of coherent_snoop_type_match_check")
```

How to Generate Back to Back Transactions from CHI RN VIP to Generate Maximum Throughput for Performance Testing?

1. In RN port configuration, set the following members:

```
num_outstanding_xact = 27; // You need to set this to a large value as
per the DUT requirement
delays_enable = 0;
rx_rsp_vc_flit_buffer_size = 12; // You need to set this to a large
value as per the DUT requirement
rx_dat_vc_flit_buffer_size = 12; // You need to set this to a large
value as per the DUT requirement
rx_snp_vc_flit_buffer_size = 12; // You need to set this to a large
value as per the DUT requirement
rx_req_vc_flit_buffer_size = 12; // You need to set this to a large
value as per the DUT requirement
```

- 2. From the RN sequence, make sure you send the consecutive transactions in a non-blocking manner. Avoid call to "get_response()" method. If required, call "get_response" in a parallel running thread (inside a fork join_none)
- 3. In the transaction object that is sent from the RN sequence, follow the following conditions:

'txn_id' should be unique for every transaction. Otherwise, the VIP will not drive a new transaction until the previous transaction with same txn id is completed.

'order type' should be NO ORDERING REQUIRED.



How can the x/z checks be enabled and disabled in CHI VIP dynamically during the simulation?

CHI VIP has several checks to report UVM_ERRORs when it observes x/z on the CHI interface signals. These checks are generally performed after two clocks from the time when the initial reset is asserted. It is possible that some designs might take longer time to drive the signals to valid state (0/1).

Hence, you can dynamically disable and enable the checks during simulation to assist in such situations.

For example:

In base test:

```
virtual task run phase (uvm phase phase);
svt err check stats 1 signal valid rxdatflitpend check,
l signal valid rxsnpflitpend check, l signal valid rxrspflitpend check;
super.run phase(phase);
l_signal_valid rxdatflitpend check =
 env.amba system env.chi system[0].rn[0].err check.find("signal valid rxd
atflitpend check");
l signal valid rxsnpflitpend check =
 env.amba system env.chi system[0].rn[0].err check.find("signal valid rxs
npflitpend check");
l signal valid rxrspflitpend check =
 env.amba system env.chi system[0].rn[0].err check.find("signal valid rxr
spflitpend check");
if(l signal valid rxdatflitpend check == null ||
 l signal valid rxsnpflitpend check == null ||
l signal valid rxrspflitpend check == null) begin
`uvm error("run phase", "l signal valid rxdatflitpend check /
 l_signal_valid_rxsnpflitpend_check /l_signal_valid_rxrspflitpend_check
 is null. Please review the err check handle retrieving mechanism")
end
//wait for one clock
@(posedge vcatb top.vcatb dut wrapper.chi if.rn if[0].clk); //use
appropriate xmr
`uvm info("run phase", $sformatf("printing the
 is reset active (%0b) from chi rn status object",
 env.amba system env.chi system[0].rn[0].shared status.is reset active),
 UVM LOW)
//disable the checks
`uvm info("run phase", $sformatf("Disabling the checks
 signal valid rxdatflitpend check, signal valid rxsnpflitpend check,
 signal_valid_rxrspflitpend_check"), UVM_LOW)
env.amba system env.chi system[0].rn[0].err check.disable check(1 signal
valid rxdatflitpend check);
```



```
env.amba system env.chi system[0].rn[0].err check.disable check(1 signal
valid rxsnpflitpend check);
env.amba system env.chi system[0].rn[0].err check.disable check(1 signal
valid rxrspflitpend check);
//wait until reset is over
`uvm info("run phase", $sformatf("waiting for is reset active to become
 0"), UVM LOW)
wait(env.amba system env.chi system[0].rn[0].shared status.is reset act
ive == 0);
`uvm info("run phase", $sformatf("waiting for is reset active to become 0
is over.."), UVM LOW)
//enable the checks
`uvm_info("run_phase", $sformatf("Disabling the checks
 signal valid rxdatflitpend check, signal valid rxsnpflitpend check,
 signal valid rxrspflitpend check"), UVM LOW)
env.amba_system_env.chi_system[0].rn[0].err_check.enable_check(l_signal_v
alid rxdatflitpend check);
env.amba system env.chi system[0].rn[0].err check.enable check(1 signal v
alid rxsnpflitpend check);
env.amba system env.chi system[0].rn[0].err check.enable check(1 signal v
alid rxrspflitpend check);
endtask
```