VC Verification IP AMBA AXI UVM User Guide

Version W-2024.09, September 2024



Copyright and Proprietary Information Notice

© 2024 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

Free and Open-Source Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

www.synopsys.com

	About This Guide	. 17
	Web Resources	. 17
	Customer Support	. 17
	Synopsys Statement on Inclusivity and Diversity	. 17
1.	Introduction	. 19
	Introduction	. 19
	Prerequisites	. 20
	References	20
	Product Overview	. 20
	Language and Methodology Support	. 21
	Features Supported	.21
	Protocol Features	. 21
	Verification Features	
	Methodology Features	
	Features Not Supported	. 23
2.	Installation and Setup	. 24
	Verifying the Hardware Requirements	. 24
	Verifying Software Requirements	. 24
	Platform/OS and Simulator Software	. 25
	Synopsys Common Licensing (SCL) Software	
	Other Third Party Software	
	Preparing for Installation	
	Downloading and Installing	
	Downloading From the Electronic Software Transfer (EST) System (Download Center)	26
	Downloading Using FTP with a Web Browser	
	What's Next?	
	<u> </u>	
	License Polling	. 29

	Simulation License Suspension	29
	Environment Variable and Path Settings	29
	Simulator-Specific Settings	30
	Determining Your Model Version	30
	Integrating the VIP into Your Testbench	30
	Creating a Testbench Design Directory	
	Setting Up a New VIP	
	Installing and Setting Up More than One VIP Protocol Suite	
	Updating an Existing Model	
	Reporting Information About DESIGNWARE_HOME or a Design Directory 3	
	Running the Example with +incdir+	
	Getting Help on Example Run/make Scripts	36
	The dw_vip_setup Utility	
	Setting Environment Variables	
	Include and Import Model Files into Your Testbench	
	Compile and Run Time Options	
	Compile and Run Time Options	+∠
3.	General Concepts	<u>-</u>
	Introduction to UVM	14
	AXI VIP in an UVM Environment	45
	Master Agent	
	Slave Agent	
	Stimulus Modeling	
	Master VIP Sequence Examples	
	Example 1: Master Directed Sequence	48
	Example 1:	50
	Example 2: Master Random Sequence	51
	Example:	
	Stimulus Modeling at Slave	
	Slave VIP Example Sequences	
	Example1: Random Response Sequence	
		54

Interconnect VIP Transaction classes	.55
Overriding Master and Slave Transaction Classes	.55
Example:	. 55
Setting Valid-Ready Delay Values for Master, Slave, and Interconnect	. 56
Step 1:	. 56
Step 2:	. 57
Slave Memory	. 57
AXI Slave Memory Modeling	.58
Front Door Access	58
Backdoor Access	.60
Configuring Slave Memory Address Map	. 61
Complex Memory Map Feature in AXI VIP	62
FIFO Memory	65
AXI System Monitor Considerations	. 65
FIFO Memory	66
Interconnect Env	. 66
Interconnect Env Master Ports	. 67
Interconnect Env Slave Ports	. 67
Connecting Interconnect Env to the DUT	
Configuration Consistency Checks	
System Environment	
System Sequencer	
System Monitor	
System Checks	
Active and Passive Mode	
AXI UVM User Interface	
Clock and Reset Connection	
VIP Interface Connection	
Configuration Objects	
Analysis Ports	
Usage:	
Callbacks	
Master Agent Callbacks	
Slave Agent Callbacks	. 84

Interconnect Env Callbacks	
Example: Usage of AXI port monitor callback to get count of outstanding transact with AXI SVT VIP slave component	tions
Interfaces and Modports	
Modports	
Clocking Modes	
Bind Interfaces	
Parameterized Interfaces	
Transaction Status Tracking Methods and Events	
Transaction Class Status Attributes	
INITIAL	95
ACTIVE	95
ACCEPT	95
PARTIAL_ACCEPT	96
ABORTED	96
Transaction Class Methods	96
Events	97
Overriding System Constants	97
Support for TLM Generic Payload	98
Generating TLM Generic Payload Stimulus	99
Connecting a TLM 2.0 Master	. 101
Connecting a TLM 2.0 Slave	. 102
Functional Coverage	. 102
Default Coverage	. 103
Toggle Coverage	. 103
State Coverage	
Delay Coverage	
Transaction Cross Coverage	
Coverage Callback Classes	
Coverage Callback	
Enabling Default Coverage	
Coverage Shaping and Control	
Protocol Checks	
Comprehensive List of Protocol Checks	
AXI4 Protocol Checks	

Reset Functionality	113
Behavior when svt_axi_port_configuration::reset_type = EXCLUDE_UNSTARTED_XACT (default value)	114
Behavior when svt_axi_port_configuration::reset_type reset_type = RESET_ALL_XACT	114
Support for ACE Protocol in AXI Master Agent	114
Support for Coherent Transactions	
ReadNoSnoop	
ReadOnce	115
ReadClean/ReadShared/ReadNotSharedDirty	
ReadUnique	
CleanUnique	
CleanShared	
CleanInvalid	
MakeInvalid	
WriteNoSnoop	
WriteUnique/WriteLineUnique	
WriteBack	
WriteClean	
Evict	
Support for Snoop Transactions	
Back Door Access to the Cache	
Support for Barrier Transactions	
Barrier Transaction Generation	
Associating a Normal Transaction with Barrier Transaction	
IDs for Barrier Transactions	
Support for DVM Transactions	
DVM Transaction Generation	
Generation of DVM Sync	
Generation of DVM Complete	
IDs for DVM Transactions	
Multi-Part DVM	122
Programming Multi-part DVM with VIP	123
Support for ACE-Lite	123
Support for ACE Domain	
Support for Speculative Read	
Support for Snoop Filtering	
Cache State Transitions to Legal End States	
Support for ACE Exclusive Access	125

5.	Overview of ACE5
5.	Support for ACE5, ACE5-Lite, ACE5-Lite+DVM
	Configuration to Control the Active Queue Size Policy in SVT AXI4 Stream Manager VIP
	Impact on AXI Slave Agent
	Impact on AXI Slave Agent
	VIP
	Optimization on Runtime Performance of Constraint Solver in SVT AXI4 Stream
	Known Issues and Limitations
	Adding Custom Analysis Port in AXI4_STREAM VIP
	Callback Example for AXI4_STREAM VIP
	Usage of svt_axi_transaction::stream_burst_length in the Stream VIP 130
	Overview of AXI4 STREAM VIP
4.	Support for AXI4 Stream
	Analysis Ports
	System Configuration
	Module Top
	Support for Monitoring AXI Low Power Interface
	Slave Response Generation
	Slave Region Support
	Slave Address Range Support
	AXI4 Region and Address Range Support in Slave
	Known Limitation
	Support for Speculative Read
	Support for Speculative Read
	Support for DVM
	Support for ACE Domain
	Support for Coherent and Snoop Transactions
	Support for ACE protocol in AXI Interconnect Env
	Support for ACE-Lite Protocol in AXI Slave Agent
	Known Limitations
	Exclusive Load

Current VIP Use model	142
Features Supported for ACE5/ACE5-Lite	142
WAKEUP SIGNALLING Feature	146
ACWAKEUP	146
AWAKEUP	147
CACHE STASHING Feature	147
Untranslated Transaction Feature	148
Updates in Interface Signals	
Limitations	
DATACHECK Feature	149
POISON Feature	149
Trace Tag Feature	150
Atomic Transaction Feature	150
Updates in Interface Signals	
Use Model For Atomic Load	
Use Model for Atomic Compare	
Non-Secure Access Identifier Feature	
Updates in Interface Signals	
CMOs on Write Channel, Combined Write and CMO Transactions User Interface	
Transaction Class Updates	
Generating Combined write and CMO Transactions from Master VIP	
Generating CMOs on Write Channel from Master VIP	
Active Master VIP Behavior	155
Passive master VIP Behavior	
Slave VIP Behavior	
Protocol Checks	
Limitations	
SYSCO Interface Support in ACE5, ACE5_LITE+DVM Master VIP Supported Features	
Unsupported Features and Limitations	
Coherency Connection Signaling	
Configuration Parameters	
Data Class Updates	
VIP Components	161
Master Rules	
Interconnect Rules	
Coherency Connection Signaling FSM	
Coherency Disabled	163
A COURTED BY LANGUEU	1117

Coherency Connect	164
Coherency Enabled	164
Coherency Disconnect	. 164
ACE5, ACE5_LITEDVM Master Agent	165
Service Sequence Collection	. 167
Protocol Checks	. 168
AXI System Monitor	. 173
Checks Summary	
Support for User Injected Parity Check Feature	
User Interface	
Configuration Parameters	
AXI Data Class Updates	
Parity Support for Non-transaction Parity Signals	. 180
Callback Data Class	180
Callback to Modify Non-Transaction Parity Signals	
Signal Interface	183
AXI VIP Components	. 191
AXI Interconnect	. 193
Protocol Checks	. 193
Limitations	. 194
Prefetch Request and Response	. 195
Limitations:	. 195
User Interface Descriptions	. 195
VIP Components	197
Protocol Checks	
Debug Features	. 198
Support for WriteZero Transactions Feature in ACE5-Lite and ACE5-Lite+DVM .	. 198
Supported Features	. 199
Unsupported Features	. 199
User Interface	
Configuration Parameters	
Data Class Updates	
Constraints and 'is_valid' checks	
Checks Summary	
Memory Tagging Extension(MTF)	204

	Features Supported for MTE	204
	User Interface	205
	Port Configuration	
	Updates to the Transaction Class	
	VIP Components	
	Master VIP Behavior	
	VIP Checks	
	CHI System Monitor Support	
	Debug Features	
	Limitations	
	Support for Page-Based Hardware Attributes(PBHA)	
	Supported Features	
	Limitations	214
	User Interfaces	214
	Macro Definition	215
	Configuration Parameters	215
	Data Class Updates	
	Constraints and 'is_valid' checks	
	Signal Interface	
	Protocol Checks	
6.	Support for AXI5	218
	Overview of AXI5	218
	Current VIP Use model	219
	Features Supported for AXI5	219
	MPAM Feature	220
	User Loopback Signaling	221
	Unique ID Identifier	222
	Read Data Chunking	223
	QoS Accept Signaling	224
	Realm Management Extension	225
	User Interface	226
	Macro Definition	
	Configuration Parameters	
	Data Class Updates	∠∠७

	Interface	
	VIP Components AXI5 Active Master Agent AXI5 Active Slave Agent AXI Passive Master AXI Passive Slave Checks Summary	. 227 . 227 . 227 . 227
	Write Deferrable Transaction	. 227
	User Interface Macro Definition Configuration Parameters Data Class Updates Signal Interface (Mandatory) VIP Components AXI5 Active Master Agent AXI Active Slave Agent AXI Passive Master AXI Passive Slave Checks Summary	. 228 . 228 . 228 . 229 . 229 . 229 . 230 . 230
	Untranslated Transactions Version 2 and Version 3	. 232
7.	Support for AXI5-Lite	. 234
	Overview of AXI5-Lite	. 234
	User Interface	. 234
	Supported Features in AXI5-Lite	.234
	Data Width and Burst Size Updates	234
	ID Reflection Support	. 235
	Trace Signals	
	Wake up Signaling	
	Poison Signals	
	Unique ID	
	Unsupported Features in AXI5-Lite	

8.	Verification Features	238
	AXI Sequence Collection	238
	Verification Planner	239
	Protocol Analyzer Support	239
	Support for VC Auto Testbench	239
	Support for Native Dumping of FSDB	240
	Performance Analysis	241
	Performance Analyzer	
	Invoking Verdi GUI After Running the Simulation	
	Metrics Description	
	Cross Transaction Type	
	Cross Instance Type	
	Error Injection	243
	Exception Class	243
	Exception Lists	244
	Use Model	244
	Phase Jump for AXI VIP	246
9.	Verification Topologies	247
	Testing a Master DUT Using an UVM Slave VIP	247
	Testing a Slave DUT Using an UVM Master VIP	249
	Interconnect DUT and Master/Slave VIP	252
	System DUT with Passive VIP	254
	System DUT with Mix of Active and Passive VIP	255
	System DUT with Active Interconnect VIP	257
	Interconnect DUT with System Monitor	259
	System DUT with System Monitor	
10.	Using AXI Verification IP	261
	SystemVerilog UVM Example Testbenches	262
	Installing and Running the Examples	
	Defines for Increasing Number of Masters and Slaves	
	Support for UVM version 1.2	

now to Frovide Data and Response information to the Slave After a Time Delay . 205
How to Disable Objection Management by VIP, and Allow Testbench to Manage Objections
How to Control the Forwarding of Barrier and Cache Maintenance Transactions to Downstream Slaves by the Interconnect VIP
How to Configure AXI Slaves with Overlapping Address
How to Generate ACE WriteEvict Transactions
Why the User Needs to Disable Auto Item Recording
How Does the Interconnect VIP Handle Barrier Transactions?
How to Access a Byte Level Data of AXI Slave VIP Memory Using backdoor read/write?
Data Integrity Checks
Memory Based Data Integrity Check
Transaction Correlation Based Data Integrity Check
Setting up Secure and Non-Secure access mechanism for AXI-ACE Master \dots 276
User Backdoor WRITE and READ to Master Cache
Snoop Filter Support
Snoop Address Translation
Configuration Requirements to Enable System Level Cover Groups Which Use Master to Slave Transaction Association
Exclusive Access Support
Exclusive Access Related Configurations
Backdoor Cache Access Methods
AXI4 Stream Protocol
Concepts 284 Master Agent 284 Slave Agent 285 Agents in Active and Passive Mode 286 Component behavior in passive mode 287
AXI5 Stream Protocol
User Interface

	Support for TWAKEUP Signal	288
	User Interface	289
	VIP Configurations	289
	VIP Transaction Class Updates	290
	Signal Interface	291
	AXI VIP Components	
	AXI Passive Manager	
	AXI Active Subordinate	
	Steps to Integrate the uvm_reg With AXI VIP	
	Design Specific Coherent to Snoop Transaction Association	
	Solution Description	
	User Interface	
	Single Outstanding Transaction Per AxID	
	Interleaved Port Support	
	Master to Slave Path Access Coverage	
	AXI_ACE Path Coverage	
	Wait State Mechanisms	
	Interconnect Routing	
	Support for Transaction Splitting Across Two Slaves	
	Support for 'data_width' of 2048 Bits	
11.	Usage Notes	309
	Managing Coverage Through Exclude File	309
	AXI SolvNetPlus Articles	309
12.	Troubleshooting	314
	Using Debug Port	314
13.	Reporting Problems	315
	Introduction	315
	Debug Automation	315
	Enabling and Specifying Debug Automation Features	316
	Debug Automation Outputs	318

FSDB File Generation	319
VCS3	319
Questa	319
Incisive	319
Initial Customer Information	319
Sending Debug Information to Synopsys	320
Limitations	321

Preface

About This Guide

This guide contains installation, setup, and usage material for SystemVerilog UVM users of the VC Verification for AMBA AXI, and is for design or verification engineers who want to verify AXI operation using an UVM testbench written in SystemVerilog. Readers are assumed to be familiar with AXI, Object Oriented Programming (OOP), SystemVerilog, and Universal Verification Methodology (UVM) techniques.

Web Resources

- Documentation through SolvNetPlus: https://solvnetplus.synopsys.com (Synopsys password required)
- Synopsys Common Licensing (SCL): http://www.synopsys.com/keys

Customer Support

To obtain support for your product, choose one of the following:

- 1. Go to https://solvnetplus.synopsys.comand open a case.
 - Enter the information according to your environment and your issue.
- 2. Send an e-mail message tosupport_center@synopsys.com.
 - Include the Product name, Sub Product name, and Tool Version in your e-mail so it can be routed correctly.
- Telephone your local support center.
 - North America:
 - Call 1-800-245-8005 from 7 AM to 5:30 PM Pacific time, Monday through Friday.
 - · All other countries:
 - https://www.synopsys.com/support/global-support-centers.html

Synopsys Statement on Inclusivity and Diversity

Synopsys is committed to creating an inclusive environment where every employee, customer, and partner feels welcomed. We are reviewing and removing exclusionary

language from our products and supporting customer-facing collateral. Our effort also includes internal initiatives to remove biased language from our engineering and working environment, including terms that are embedded in our software and IPs. At the same time, we are working to ensure that our web content and software applications are usable to people of varying abilities. You may still find examples of non-inclusive language in our software or documentation as our IPs implement industry-standard specifications that are currently under review to remove exclusionary language.

1

Introduction

This chapter gives a basic introduction, overview and features of the AXI UVM Verification IP

This chapter discusses the following topics:

- Introduction
- Prerequisites
- References
- Product Overview
- Language and Methodology Support
- Features Supported
- · Features Not Supported

Note:

Based on the AMBA Progressive Terminology updates, you must interpret the term Master as Manager and Slave as Subordinate in the VIP documentation and messages.

Introduction

The AXI VIP supports verification of SoC designs that include interfaces implementing the AXI Specification. This document describes the use of this VIP in testbenches that comply with the SystemVerilog Universal Verification Methodology (UVM). This approach leverages advanced verification technologies and tools that provide,

- · Protocol functionality and abstraction
- · Constrained random verification
- · Functional coverage
- · Rapid creation of complex tests

Chapter 1: Introduction Prerequisites

- Modular testbench architecture that provides maximum reuse, scalability and modularity
- Proven verification approach and methodology
- · Transaction-level models
- Self-checking tests
- · Object oriented interface that allows OOP techniques

Prerequisites

You must be familiar with the following:

- AXI
- · Object oriented programming
- · SystemVerilog and
- · Current version of UVM.

References

For more information on AXI Verification IP, see the following documents:

 Class Reference for VC Verification IP for AMBA® AXI is available at: \$DESIGNWARE_HOME/vip/svt/amba_svt/latest/doc/class_ref/ axi svt uvm class reference/html/index.html

Product Overview

The AXI UVM VIP is a suite of UVM-based verification components that are compatible for use with SystemVerilog-Compliant testbenches. The AXI VIP suite simulates AXI transactions through active agents, as defined by the AXI specification.

The VIP provides an AXI System Env that contains the Master agents, Slave agents, Interconnect Env and System Monitor. The Master and Slave agents support all the functionality normally associated with active and passive UVM components, including the creation of transactions, checking and reporting the protocol correctness, transaction logging and functional coverage. The System Monitor performs system-level checks across the master and slave ports of the interconnect within the system. The Interconnect Env supports transaction routing between masters and slaves. After instantiating the System Env, you can select and combine active and passive agents to create an environment that verifies AXI features in the DUT.

The Master agents, Slave agents and Interconnect Env can also be used in standalone mode, that is, they can be instantiated in the testbench directly, without the system environment.

Language and Methodology Support

The current version of AXI VIP suite is qualified with the following languages and methodology:

- Languages
 - SystemVerilog
- Methodology
 - Qualified with UVM 1.1d and UVM 1.2

Features Supported

Protocol Features

AXI VIP currently supports the following protocol functions:

- · AXI3 Channel handshake (Valid, ready signaling)
- AXI3 Addressing options (All Burst lengths, burst types, burst sizes)
- AXI3 Response Signaling (support for OKAY, DECERR and SLVERR)
- AXI3 Ordering Model (transaction IDs, read/write ordering, write data interleaving)
- AXI3 exclusive access
- AXI3 Locked access
- AXI3 Data Buses (Write strobes, narrow transfers)
- AXI3 Unaligned Transfers
- AXI3 Reset functionality
- AXI4 Read/Write
- AXI4 Interface categories (Read only/Write only)
- AXI4 Quality of Service
- AXI4 Region

- AXI4 AWCACHE and ARCACHE Attributes
- AXI4-Lite
- AXI4 Longer bursts
- AXI4 User signals
- ACE Support
- ACE5 Support (Early Adopter)
- AXI4 Stream

Verification Features

AXI VIP currently supports the following verification functions:

- Default functional coverage (transaction, state and toggle coverage)
- Protocol checking
- Debug port
- Programmable value (X, Z, hold previous) on all channel signals, when valid signal is low
- · Control on delays and timeouts
- · Built-in slave memory
- Verification Planner
- Protocol Analyzer
- · VC Auto Testbench
- AutoPerformance

Methodology Features

AXI VIP currently supports the following methodology functions:

- VIP organized as AXI System Environment, which includes set of Master agents, Slave agents, Interconnect Env and System Monitor. The Master agents, Slave agents and Interconnect Env can also be used in standalone mode
- Analysis ports for connecting Master/Slave Agents to Scoreboard, or any other component

- Callbacks for Master agents, Slave Agents and Interconnect Env
- · Notifications to denote start and end of transactions

Features Not Supported

For more information on features, see *Known Issues and Limitations* section present in *AXI Verification IP Notes* chapter in the AMBA SVT VIP Release Notes.

AMBA SVT VIP Release Notes are present at:

\$DESIGNWARE HOME/vip/svt/amba svt/latest/doc/PDFs/amba svt rel notes.pdf

2

Installation and Setup

This section leads you through installing and setting up the Synopsys AMBA AXI VIP. When you complete this checklist, the provided example testbench will be operational and the Synopsys AXI VIP will be ready to use.

The checklist consists of the following major steps:

- Verifying the Hardware Requirements
- Verifying Software Requirements
- Preparing for Installation
- · Downloading and Installing
- · What's Next?

Note:

If you encounter any problems with installing the Synopsys AXI VIP, see Customer support section.

Verifying the Hardware Requirements

The AXI Verification IP requires a Solaris or Linux workstation configured as follows:

- 1440 MB available disk space for installation
- 16 GB Virtual Memory recommended

Verifying Software Requirements

The Synopsys AXI VIP is qualified for use with certain versions of platforms and simulators. This section lists software that the Synopsys AXI VIP requires.

Platform/OS and Simulator Software

 Platform/OS and VCS: You need versions of your platform/OS and simulator that have been qualified for use. To see which platform/OS and simulator versions are qualified for use with the AXI VIP, check the support matrix for SVT-based VIP in the following document: amba_svt_release_notes.pdf.

Synopsys Common Licensing (SCL) Software

The SCL software provides the licensing function for the Synopsys AXI VIP.
 Acquiring the SCL software is covered here in the installation instructions in Licensing Information.

Other Third Party Software

- Adobe Acrobat: Synopsys AXI VIP documents are available in Acrobat PDF files. You can get Adobe Acrobat Reader for free from http://www.adobe.com.
- HTML browser: Synopsys AXI VIP includes class reference documentation in HTML.
 The following browser/platform combinations are supported:
 - Microsoft Internet Explorer 6.0 or later (Windows)
 - Firefox 1.0 or later (Windows and Linux)
 - Netscape 7.x (Windows and Linux)

Preparing for Installation

 Set DESIGNWARE_HOME to the absolute path where Synopsys AXI VIP is to be installed:

```
setenv DESIGNWARE HOME absolute path_to_designware_home
```

- 2. Ensure that your environment and PATH variables are set correctly, including:
 - DESIGNWARE HOME/bin— The absolute path as described in the previous step.
 - LM_LICENSE_FILE The absolute path to a file that contains the license keys for your third-party tools. Also, include the absolute path to the third party executable in your PATH variable.

```
% setenv LM LICENSE FILE <my license file|port@host>
```

• SNPSLMD_LICENSE_FILE – The absolute path to a file that contains the license keys for Synopsys software or the port@host reference to this file.

- % setenv SNPSLMD LICENSE FILE <my Synopsys license file|port@host>
- DW_LICENSE_FILE The absolute path to a file that contains the license keys for VIP product software or the port@host reference to this file.
 - % setenv DW LICENSE FILE <my VIP license file|port@host>

Downloading and Installing

Important:

The Electronic Software Transfer (EST) system only displays products your site is entitled to download. If the product you are looking for is not available, contact est-ext@synopsys.com.

Follow the instructions for downloading the software from Synopsys. You can download from the Download Center using either HTTPS or FTP, or with a command-line FTP session. If your Synopsys SolvNetPlus password is unknown or forgotten, go tohttp://SolvNetPlus.synopsys.com.

Passive mode FTP is required. The passive command toggles between passive and active mode. If your FTP utility does not support passive mode, use http. For additional information, see the following web page:


https://www.synopsys.com/apps/protected/support/EST-FTP Accelerator Help Page.html

Downloading From the Electronic Software Transfer (EST) System (Download Center)

- 1. Point your web browser to http://SolvNetPlus.synopsys.com.
- Enter your Synopsys SolvNetPlus Username and Password.
- 3. Click Sign In button.
- 4. Make the following selections on SolvNetPlus to download the .run file of the VIP (See Figure 1).
 - a. Downloads tab
 - b. VC VIP Library product releases
 - c. <release version>
 - d. Download Here button
 - e. Yes, I Agree to the Above Terms button

f. Download . run file for the VIP

Figure 1 SolvNetPlus Selections for VIP Download



- g. Set the DESIGNWARE_HOME environment variable to a path where you want to install the VIP. % setenv DESIGNWARE_HOME VIP_installation_path
- h. Execute the <code>.run</code> file by invoking its filename. The VIP is unpacked and all files and directories are installed under the path specified by the <code>DESIGNWARE_HOME</code> environment variable. The <code>.run</code> file can be executed from any directory. The important step is to set the <code>DESIGNWARE_HOME</code> environment variable before executing the <code>.run</code> file.

Note:

The Synopsys AMBA VIP suite includes VIP models for all AMBA interfaces (AHB, APB, AXI, and ATB). You must download the VC VIP for AMBA suite to access the VIP models for AHB, APB, AXI, and ATB.

Downloading Using FTP with a Web Browser

- 1. Follow the above instructions through the product version selection step.
- 2. Click the Download via FTP link instead of the Download Here button.
- 3. Click the Click Here To Download button.
- 4. Select the file(s) that you want to download.
- 5. Follow browser prompts to select a destination location.

Note:

If you are unable to download the Verification IP using above instructions, see the "Customer Support" section to obtain support for download and installation.

What's Next?

The remainder of this chapter describes the details of the different steps you performed during installation and setup, and consists of the following sections:

- Licensing Information
- Environment Variable and Path Settings
- · Determining Your Model Version
- Integrating the VIP into Your Testbench
- Include and Import Model Files into Your Testbench
- Compile and Run Time Options

Licensing Information

The AMBA VIP uses the Synopsys Common Licensing (SCL) software to control its usage.

You can find general SCL information in the following location:

http://www.synopsys.com/keys

For more information on the order in which licenses are checked out for each VIP, refer to VC VIP AMBA Release Notes.

The licensing key must reside in files that are indicated by specific environment variables. For more information about setting these licensing environment variables, see Environment Variable and Path Settings.

License Polling

If you request a license and none are available, license polling allows your request to exist until a license becomes available instead of exiting immediately. To control license polling, you use the DW_WAIT_LICENSE environment variable as follows:

- To enable license polling, set the DW WAIT LICENSE environment variable to 1.
- To disable license polling, unset the DW_WAIT_LICENSE environment variable. By default, license polling is disabled.

Simulation License Suspension

All Synopsys Verification IP products support license suspension. Simulators that support license suspension allow a model to check in its license token while the simulator is suspended, then check the license token back out when the simulation is resumed.

Note:

This capability is simulator-specific; not all simulators support license check-in during suspension.

Environment Variable and Path Settings

The following are environment variables and path settings required by the AXI VIP verification models:

- DESIGNWARE HOME: The absolute path to where the VIP is installed.
- DW_LICENSE_FILE The absolute path to file that contains the license keys for the VIP product software or the port@host reference to this file.
- SNPSLMD_LICENSE_FILE: The absolute path to file(s) that contains the license keys for Synopsys software (VIP and/or other Synopsys Software tools) or the port@host reference to this file.

Note:

For faster license checkout of Synopsys VIP software please ensure to place the desired license files at the front of the list of arguments to SNPSLMD LICENSE FILE.

• LM_LICENSE_FILE: The absolute path to a file that contains the license keys for both Synopsys software and/or your third-party tools.

Note:

The Synopsys VIP License can be set in either of the 3 license variables mentioned above with the order of precedence for checking the variables being:

 DW_LICENSE_FILE -> SNPSLMD_LICENSE_FILE -> LM_LICENSE_FILE, but also note If DW_LICENSE_FILE environment variable is enabled, VIP will ignore SNPSLMD_LICENSE_FILE and LM_LICENSE_FILE settings.

Hence to get the most efficient Synopsys VIP license checkout performance, set the <code>DW_LICENSE_FILE</code> with only the License servers which contain Synopsys VIP licenses. Also, include the absolute path to the third party executable in your PATH variable.

Simulator-Specific Settings

Your simulation environment and PATH variables must be set as required to support your simulator.

Determining Your Model Version

The following steps tell you how to check the version of the models you are using.

Note:

Verification IP products are released and versioned by the suite and not by individual model. The version number of a model indicates the suite version.

• To determine the versions of VIP models installed in your \$DESIGNWARE_HOME tree, use the setup utility as follows:

```
% $DESIGNWARE HOME/bin/dw vip setup -i home
```

 To determine the versions of VIP models in your design directory, use thesetup utility as follows:

```
% $DESIGNWARE HOME/bin/dw vip setup -p design dir path -i design
```

Integrating the VIP into Your Testbench

After installing the VIP, follow these procedures to set up VIP for use in testbenches:

- Creating a Testbench Design Directory
- Setting Up a New VIP
- Installing and Setting Up More than One VIP Protocol Suite

- Updating an Existing Model
- Removing Synopsys VIP Models from a Design Directory
- Reporting Information About DESIGNWARE HOME or a Design Directory
- · The dw vip setup Utility

Creating a Testbench Design Directory


A design directory contains a version of VIP that is set up and ready for use in a testbench. You use the dw_vip_setup utility to create design directories. For full description of dw_vip_setup, see the The dw_vip_setup Utility.

Note:

If you move a design directory, the references in your testbenches to the include files will need to be revised to point to the new location. Also, any simulation scripts in the examples directory will need to be recreated.

A design directory gives you control over the version of Synopsys VIP in your testbench because it is isolated from the DESIGNWARE_HOME installation. When you want, you can use dw_vip_setup to update the VIP in your design directory. Figure 2 shows this process and the contents of a design directory.

Figure 2 Design Directory Created by dw_vip_setup



A design directory contains:

examples Each VIP includes example testbenches. The dw_vip_setup utility adds them in this directory, along with a script for simulation. If an example testbench is specified on the command line, this directory contains all files required for model, suite, and system testbenches.

include Language-specific include files that contain critical information for VIP models. This directory is specified in simulator command lines.

src VIP-specific include files (not used by all VIPs). This directory may be specified in simulator command lines.

.dw_vip.cfg A database of all VIP models being used in the testbench. The dw_vip_setup program reads this file to rebuild or recreate a design setup.

Note:

Do not modify this file because dw vip setup depends on the original contents.

Note:

When using a design_dir, you have to make sure that the DESIGNWARE_HOME that was used to setup the design_dir is the same one used in the shell when running the simulation. In other words when using a design_dir, you have to make sure that the SVT version identified in the design_dir is available in the DESIGNWARE_HOME used in the shell when running the simulation.

Setting Up a New VIP

After you have installed the VIP, you must set up the VIP for project and testbench use. All VIP suites contain various components such as transceivers, masters, slaves, and monitors depending on the protocol. The setup process gathers together all the required component files you need to incorporate into your testbench required for simulation runs.

You have the choice to set up all of them, or only specific ones. For example, the AXI VIP contains the following components.

- axi system env svt
- · axi master agent svt
- · axi slave agent svt
- · axi interconnect env svt

Note:

UVM_DISABLE_AUTO_ITEM_RECORDING. AXI being a pipelined protocol (that is, previous transaction does not necessarily need to complete before starting new transaction), AXI VIP handles triggering the begin/end events and transaction recording. AXI VIP does not use the UVM automatic transaction begin/end event triggering and recording feature. If UVM_DISABLE_AUTO_ITEM_RECORDING is not defined, VIP issues a FATAL message.

You can set up either an individual component, or the entire set of components within one protocol suite. Use the Synopsys provided tool called dw_vip_setup for these tasks. It resides in \$DESIGNWARE_HOME/bin.

To get help on dw_vip_setup, invoke the following:

```
% $DESIGNWARE HOME/bin/dw vip setup --help
```

The following command adds a model to the directory design dir.

```
% $DESIGNWARE_HOME/bin/dw_vip_setup -path /tmp/design_dir -add
axi_system_env_svt
-svlog
```

This command sets up all the required files in /tmp/design dir.

The utility dw_vip_setup creates three directories under design_dir which contain all the necessary model files. Files for every VIP are included in these three directories.

- examples: Each VIP includes example testbenches. The dw_vip_setup utility adds
 them in this directory, along with a script for simulation. If an example testbench is
 specified on the command line, this directory contains all files required for model, suite,
 and system testbenches.
- include: Language-specific include files that contain critical information for Synopsys models. This directory include/sverilog is specified in simulator commands to locate model files.
- src: Synopsys-specific include files This directory src/sverilog/vcs must be included in the simulator command to locate model files.

Note that some components are top level and will setup the entire suite. You have the choice to set up the entire suite, or just one component such as a monitor.

Important:

There must be only one design_dir installation for each simulation, irrespective of the number of Synopsys Verification and Implementation IPs you have in your project. Do create this directory in <code>\$DESIGNWARE HOME</code>.

Installing and Setting Up More than One VIP Protocol Suite

All VIPs for a particular project must be set up in a single common directory once you execute the *.run file. You may have different projects. In this case, the projects can use their own VIP setup directory. However, all the VIPs used by that specific project must reside in a common directory.

The examples in this chapter call that directory as *design dir*, but you can use any name.

In this example, assume you have the AXI suite set up in the *design_dirdirectory*. In addition to the AXI VIP, you require the Ethernet and USB VIP suites.

First, follow the previous instructions on downloading and installing the Ethernet VIP and USB suites.

Once installed, the Ethernet and USB suites must be set up in and located in the same design dir location as AMBA. Use the following commands:

```
// First install AXI.
%unix> $DESIGNWARE_HOME/bin/dw_vip_setup -path
/tmp/design_dir -add axi_system_env_svt -svlog
//Add Ethernet to the same design_dir as AXI.
%unix> $DESIGNWARE_HOME/bin/dw_vip_setup -path
/tmp/design_dir -add ethernet_system_env_svt -svlog
// Add USB to the same design_dir as AMBA and Ethernet
%unix> $DESIGNWARE_HOME/bin/dw_vip_setup -path
/tmp/design_dir -add usb system_env_svt -svlog
```

To specify other model names, consult the VIP documentation.

By default, all of the VIPs use the latest installed version of SVT. Synopsys maintains backward compatibility with previous versions of SVT. As a result, you may mix and match models using previous versions of SVT.

Updating an Existing Model

To add and update an existing model, do the following:

- 1. Install the model to the same location at which your other VIPs are present by setting the \$DESIGNWARE HOME environment variable.
- 2. Issue the following command using design dir as the location for your project directory.

```
%unix> $DESIGNWARE_HOME/bin/dw_vip_setup -path /tmp/design_dir
-add axi master agent svt -svlog
```

3. You can also update your design dir by specifying the version number of the model.

```
%unix> dw_vip_setup -path design_dir -add axi_master_agent_svt -v
3.50a -svlog
```

Removing Synopsys VIP Models from a Design Directory

This example shows how to remove all listed models in the design directory at "/d/test2/daily" using the model list in the file "del_list" in the scratch directory under your home directory. The dw vip setup program command line is:

```
% $DESIGNWARE_HOME/bin/dw_vip_setup -p /d/test2/daily -r -m
~/scratch/del list
```

The models in the *del list* file are removed, but object files and include files are not.

Reporting Information About DESIGNWARE_HOME or a Design Directory

In these examples, the setup program sends output to STDOUT.

The following example lists the Synopsys VIP libraries, models, example testbenches, and license version in a DESIGNWARE HOME installation:

```
% $DESIGNWARE HOME/bin/dw vip setup -i home
```

The following example lists the VIP libraries, models, and license version in a testbench design directory:

```
% $DESIGNWARE HOME/bin/dw vip setup -p design dir -i design
```

Running the Example with +incdir+

In the current setup, you install the VIP under DESIGNWARE_HOME followed by creation of a design

directory which contains the versioned VIP files. With every newer version of the already installed VIP

requires the design directory to be updated. This results in:

- · Consumption of additional disk space
- Increased complexity to apply patches

The new alternative approach of directly pulling in all the files from <code>DESIGNWARE_HOME</code> eliminates the

need for design directory creation. VIP version control is now in the command line invocation.

The following code snippet shows how to run the basic example from a script:

```
cd <testbench_dir>/examples/sverilog/amba_svt/tb_amba_svt_uvm_basic_sys/
// To run the example using the generated run script with +incdir+
./run_amba_svt_uvm_basic_sys -verbose -incdir shared_memory_test vcsvlog
```

For example, the following compile log snippet shows the paths and defines set by the new flow to use VIP files right out of DESIGNWARE HOME instead of design dir.

```
vcs -l ./logs/compile.log -q -Mdir=./output/csrc
+define+DESIGNWARE INCDIR=<DESIGNWARE HOME> \
+define+SVT LOADER UTIL ENABLE DWHOME INCDIRS
+incdir+<DESIGNWARE HOME>/vip/svt/amba svt/<vip version>/sverilog/include
-ntb opts uvm -full64 -sverilog +define+UVM DISABLE AUTO ITEM RECORDING \
-timescale=1ns/1ps \
+define+SVT UVM TECHNOLOGY \
+incdir+<testbench dir>/examples/sverilog/amba svt/tb amba svt uvm basic
+incdir+<testbench dir>/examples/sverilog/ethernet svt/tb amba svt uvm ba
sic sys/
+incdir+<testbench dir>/examples/sverilog/ethernet svt/tb amba svt uvm ba
sic sys/
+incdir+<testbench dir>/examples/sverilog/ethernet svt/tb amba svt uvm ba
sic sys/
hdl interconnect \
+incdir+<testbench dir>/examples/sverilog/ethernet svt/tb amba svt uvm ba
sic sys/
tests \
-o ./output/simvcssvlog -f top files -f hdl files
```

Note:

For VIPs with dependency, include the +incdir+ for each dependent VIP.

Getting Help on Example Run/make Scripts

You can get help on the generated make/run scripts in the following ways:

1. Invoke the run script with no switches, as in:

```
run_axi_svt_uvm_basic_sys --help
usage: run_axi_svt_uvm_basic_sys [-32] [-incdir] [-verbose] [-debug_opts] [-waves]
[-clean] [-nobuild] [-buildonly] [-norun] [-pa] <scenario> <simulator>
where <scenario> is one of: all axi_slave_mem_diff_data_width_response_test
axi_unaligned_backdoor_write_read_test base_test
config_creator_test_directed_4kboundary_test_directed_test
```

```
directed_write_read_data_cehck_wysiwyg_enable_test random_wr_rd_test reorder_wr_rd_test
```

- <simulator> is one of: vcsmxvlog mtivlog vcsvlog vcszsimvlog vcsscvlog ncvlog vcszebuvlog vcsmxpcvlog vcsvhdl vcsmxpipvlog ncmvlog vcspcvlog
- -32 forces 32-bit mode on 64-bit machines
- -incdir use DESIGNWARE HOME include files instead of design directory
- -verbose enable verbose mode during compilation
- -debug opts enable debug mode for VIP technologies that support this option
- -waves [fsdb|verdi|dve|dump] enables waves dump and optionally opens viewer (VCS only)
- -seed run simulation with specified seed value
- -clean clean simulator generated files
- -nobuild skip simulator compilation
- -buildonly exit after simulator build
- -norun only echo commands (do not execute)
- -pa invoke Verdi after execution
- 2. Invoke the make file with help switch as in:

gmake help

```
Usage: gmake USE_SIMULATOR=<simulator> [VERBOSE=1] [DEBUG_OPTS=1] [SEED=<value>] [FORCE_32BIT=1] [WAVES=fsdb|verdi|dve|dump] [NOBUILD=1] [BUILDONLY=1] [PA=1] [<scenario> ...]
```

Valid simulators are: vcsmxvlog mtivlog vcsvlog vcszsimvlog vcsscvlog ncvlog vcszebuvlog vcsmxpcvlog vcsvhdl vcsmxpipvlog ncmvlog vcspcvlog

```
Valid scenarios are: all axi_slave_mem_diff_data_width_response_test axi_unaligned_backdoor_write_read_test base_test config_creator_test directed_4kboundary_test directed_test directed_write_read_data_cehck_wysiwyg_enable_test random_wr_rd_test reorder wr rd test
```

Note:

You must have PA installed if you use the -pa or PA=1 switches.

The dw_vip_setup Utility

The dw vip setup utility:

- · Adds, removes, or updates AXI VIP models in a design directory.
- Adds example testbenches to a design directory, the AXI VIP models they use (if necessary), and creates a script for simulating the testbench using any of the supported simulators.
- Restores (cleans) example testbench files to their original state.
- Reports information about your installation or design directory, including version information.
- Supports Protocol Analyzer (PA).
- Supports the FSDB wave format.

Setting Environment Variables

Before running dw vip setup, the following environment variables *must* be set:

• DESIGNWARE HOME - Points to where the Synopsys VIP is installed

The dw_vip_setup Command

You invoke dw_vip_setup from the command prompt. The dw_vip_setup program checks command line argument syntax and makes sure that the requested input files exist.

The general form of the command is:

```
% dw_vip_setup [-p[ath] directory] switch (model
  [-v[ersion] latest | version_no] ) ...

or
% dw_vip_setup [-p[ath] directory] switch -m[odel_list] filename
where
```

[**-p**[ath] *directory*] The optional -path argument specifies the path to your design directory. When omitted, dw vip setup uses the current working directory.

switch The *switch* argument defines dw_vip_setup operation. This table lists the switches and their applicable sub-switches.

Table 1 Setup Program Switch Descriptions

Switch	Description
-a[dd] (model [-v[ersion] version])	Adds the specified model or models to the specified design directory or current working directory. If you do not specify a version, the latest version is assumed. The model names are:axi_master_agent_svtaxi_slave_agent_svtaxi_interconnect_env_svtaxi_system_env_svtThe -add switch causes dw_vip_setup to build suite libraries from the same suite as the specified models, and to copy the other necessar files from \$DESIGNWARE_HOME.
-r[emove] model	Removes all versions of the specified model or models from the design. The dw_vip_setup program does not attempt to remove any include files used solely by the specified model or models. The model names are:axi_master_agent_svtaxi_slave_agent_svtaxi_interconnect_env_svtaxi_ystem_env_svt
-u[pdate] (model [-v[ersion] version])	Updates to the specified model version for the specified model or models. The dw_vip_setup script updates to the latest models when you do not specify a version. The model names are:axi_master_agent_svtaxi_slave_agent_svtaxi_interconnect_env_svtaxi_system_env_svtThe -update switch causes dw_vip_setup to build suite libraries from the same suite as the specified models, and to copy the other necessary files from \$DESIGNWARE_HOME.
-e[xample] {scenario model/scenario} [-v[ersion] version]	The dw_vip_setup script configures a testbench example for a single model or a system testbench for a group of models. The program creates a simulator run program for all supported simulators. If you specify a scenario (or system) example testbench, the models needed for the testbench are included automatically and do not need to be specified in the command. Note: Use the -info switch to list all available system examples.
-ntb	Not supported.
-svtb	Use this switch to set up models and example testbenches for SystemVerilog UVM. The resulting design directory is streamlined and can only be used in SystemVerilog simulations.
-c[lean] {scenario model/scenario}	Cleans the specified scenario/testbench in either the design directory (as specified by the <i>-path</i> switch) or the current working directory. This switch deletes <i>all files in the specified directory</i> , then restores all Synopsys created files to their original contents.

Table 1 Setup Program Switch Descriptions (Continued)

	7
Switch	Description
-i/nfo design home[: <product>[:<version>[:<metho dology>]]]</metho </version></product>	Generate an informational report on a design directory or VIP installation. design: If the '-info design' switch is specified, the tool displays productand version content within the specified design directory to standard output. This output can be captured and used as a modellist file for input to this tool tocreate another design directory with the same content. home: If the '-info home' switch is specified, the tool displays product, version, and exampl content within the VIP installation to standard output. Optional filter fields can also be specified such as <pre>product></pre> , <pre>version></pre> , and <pre>methodology></pre> delimited by colons (:). An error will be reported if anonexistent or invalid filter field is specified. Valid methodology namesinclude: OVM, RVM, UVM, VMM and VLOG.
-h [elp]	Returns a list of valid dw_vip_setup switches and the correct syntax for each
model	Synopsys AXI VIP models are: axi_master_agent_svtaxi_slave_agent_svtaxi_interconnect_env_svtaxi_system_env_svtThe <i>model</i> argument defines the model or models that dw_vip_setup acts upon. This argument is not needed with the -info or -help switches. All switches that require the <i>model</i> argument may also use a mode list. You may specify a version for each listed <i>model</i> , using the -version option If omitted, dw_vip_setup uses the latest version. The -update switch ignores <i>model</i> version information.
-b/ridge	Updates the specified design directory to reference the current DESIGNWARE_HOME installation. All product versions contained in the design directory must also exist in the current DESIGNWARE_HOME installation.
-ра	Enables the run scripts and Makefiles generated by dw_vip_setup to support PA. If this switch is enabled, and the testbench example produces FSDB files PA will be launched and the FSDB files will be read at the end of the example execution.For run scripts, specify -pa.For Makefiles, specify -pa = 1.
-waves	Enables the run scripts and Makefiles generated by dw_vip_setup to support the fsdb waves option. To support this capability, the testbench example must generate an FSDB file when compiled with the WAVES Verilog macro set to fsdb, that is, +define+WAVES=\"fsdb\". If a .fsdb file is generated by the example, the Verdi nWave viewer will be launched.For run scripts, specif-waves fsdb.For Makefiles, specify WAVES=fsdb.
-doc	Creates a doc directory in the specified design directory which is populatedwith symbolic links to the <i>DESIGNWARE_HOME</i> installation for documentsrelated to the given model or example being added or updated.
-methodology <name></name>	When specified with -doc, only documents associated with the specifiedmethodology name are added to the design directory. Valid methodologynames include: OVM, RVM, UVM, VMM, and VLOG.

Table 1 Setup Program Switch Descriptions (Continued)

Switch	Description
-сору	When specified with -doc, documents are copied into the design directory, notlinked.
-s/uite_list <filename></filename>	Specifies a file name which contains a list of suite names to be added, updated or removed in the design directory. This switch is valid only when following an operation switch, such as, -add, -update, or -remove. Only one suite name per line and each suite may include a version selector. The defau version is 'latest'. This switch is optional, but if given the filename argument is required. The lines in the file starting with the pound symbol (#) will be ignored.
-m/odel_list <filename></filename>	Specifies a file name which contains a list of model names to be added, updated or removed in the design directory. This switch is valid only when following an operation switch, such as, -add, -update, or -remove. Only one model name per line and each model may include a version selector. The default version is 'latest'. This switch is optional, but if given the filename argument is required. The lines in the file starting with the pound symbol (#) will be ignored.
-simulator <vendor></vendor>	When used with the <code>-example</code> switch, only simulator flows associated with the specified vendor are supported with the generated run script and Makefile. <i>Note</i> : Currently the vendors VCS, MTI, and NCV are supported.

Note:

The dw vip setup program treats all lines beginning with "#" as comments.

For more information on installing and running SystemVerilog UVM example testbenches, see the "SystemVerilog UVM Example Testbenches" and "Installing and Running the Examples" sections.

Include and Import Model Files into Your Testbench

After you set up the models, you must include and import various files into your top testbench files to use the VIP.

Following is a code list of the includes and imports for components within amba_system_env_svt:

```
/* include uvm package before VIP includes, If not included elsewhere*/
include "uvm_pkg.sv"

/** Include the AMBA SVT UVM package */
include "svt_amba.uvm.pkg"
/** Import UVM Package */
import uvm_pkg::*;
```

```
/** Import the SVT UVM Package */
import svt_uvm_pkg::*;

/** Import the AMBA VIP */
import svt_amba_uvm_pkg::*;
```

You must also include various VIP directories on the simulator command line. Add the following switches and directories to all the compile scripts:

- +incdir+<design_dir>/include/verilog
- +incdir+<design_dir>/include/sverilog
- +incdir+<design dir>/src/verilog/<vendor>
- +incdir+<design_dir>/src/sverilog/<vendor>

Supported vendors are VCS, MTI and NCV. For example:

```
+incdir+<design dir>/src/sverilog/vcs
```

Using the previous examples, the directory < design dir > would be /tmp/design dir.

Compile and Run Time Options

Every Synopsys provided example has ASCII files containing compile and run time options. The examples for the model are located in:

\$DESIGNWARE HOME/vip/svt/<model>/latest/examples/sverilog/<example name>

The files containing the options are:

- sim build options (contain compile time options common for all simulators)
- sim run options (contain run time options common for all simulators)
- vcs build options (contain compile time options for VCS)
- vcs run options (contain run time options for VCS)
- mti_build_options (contain compile time options for MTI)
- mti run options (contain run time options for MTI)
- ncv_build_options (contain compile time options for IUS)
- ncv run options (contain run time options for IUS)

These files contain both optional and required switches. For AXI VIP, following are the contents of each file, listing optional and required switches:

```
vcs_build_options:
```

Required: +define+uvm_disable_auto_item_recording Optional: timescale=1ns/1psRequired: +define+SVT <model> INCLUDE USER DEFINES

Note:

AMBA SVT VIP implementation does not depend on the macro UVM_PACKER_MAX_BYTES. However, if UVM pack or unpack operation needs to be performed on the transaction handle in your testbench, then UVM_PACKER_MAX_BYTES macro needs to be defined and set to an optimal value in your testbench. For example, if VIP title 1 needs UVM_PACKER_MAX_BYTES to be set to 8192, and VIP title 2 needs UVM_PACKER_MAX_BYTES to be set to 500000, you need to set UVM_PACKER_MAX_BYTES to 500000.

vcs_run_options:

Required: +UVM TESTNAME=\$scenario

Note:

The "scenario" is the UVM test name you pass to VCS.

3

General Concepts

This chapter describes the usage of AXI VIP in an UVM environment, and it's user interface. This chapter discusses the following topics:

- Introduction to UVM
- AXI VIP in an UVM Environment
- AXI UVM User Interface
- Functional Coverage
- · Protocol Checks
- Reset Functionality
- Support for ACE Protocol in AXI Master Agent
- Support for ACE-Lite Protocol in AXI Slave Agent
- Support for ACE protocol in AXI Interconnect Env
- AXI4 Region and Address Range Support in Slave

Introduction to UVM

UVM is an object-oriented approach. It provides a blueprint for building testbenches using constrained random verification. The resulting structure also supports directed testing.


This chapter describes the usage of AXI VIP in UVM environment, and its user interface. See the Class Reference HTML for a description of attributes and properties of the objects mentioned in this chapter.

This chapter assumes that you are familiar with SystemVerilog and UVM. For more information:

- For the IEEE SystemVerilog standard, see:
 - IEEE Standard for SystemVerilog—Unified Hardware Design, Specification, and Verification Language
- For essential guides describing UVM as it is represented in SystemVerilog, along with a class reference, see:
 - Universal Verification Methodology (UVM) 1.0 User's Manualat: http:// www.accellera.org/.

AXI VIP in an UVM Environment

The following diagram shows the components of AXI architecture. This includes the AXI3, AXI4, ACE, and ACE5 protocols.



Master Agent

The Master Agent encapsulates Master Sequencer, Master Driver, and Port Monitor. The Master Agent can be configured to operate in active mode and passive mode. You can provide AXI sequences to the Master Sequencer.


Figure 3

The Master Agent is configured using a port configuration, which is available in the system configuration. The port configuration should be provided to the Master Agent in the build phase of the test.

Within the Master Agent, the Master Driver gets sequences from the Master Sequencer. The Master Driver then drives the AXI transactions on the AXI port. The Master Driver and port Monitor components within Master Agent call callback methods at various phases of execution of the AXI transaction. Details of callbacks are covered in later sections. After the AXI transaction on the bus is complete, the completed sequence item is provided to the analysis port of Port Monitor for use by the testbench.

test top

Usage With Standalone Master Agent



Slave Agent

The Slave Agent encapsulates Slave Sequencer, Slave Driver, and Port Monitor. The Slave Agent can be configured to operate in active mode and passive mode. You can provide AXI response sequences to the Slave Sequencer.

The Slave Agent is configured using port configuration, which is available in the system configuration. The port configuration should be provided to the Slave Agent in the build phase of the test or the testbench environment.

In the Slave Agent, the Port Monitor samples the AXI port signals. When a new transaction is detected, the Port Monitor provides a response request sequence item to the Slave Sequencer through port <code>response_request_port</code>. The slave response sequence within the sequencer programs the appropriate slave response. The updated response sequence item is then provided by the Slave Sequencer to the Slave Driver. The Slave Driver in turn drives the response on the AXI bus.

Note:

The slave driver expects the slave response sequence to.

Return same handle of the slave response object as provided to the sequencer by the port monitor

Return the slave response object in zero time, that is, without any delay after sequencer receives object from the port monitor

If any of the above conditions is violated, the slave agent issues a FATAL message.

The Slave Driver and Monitor call callback methods at various phases of execution of the AXI transaction. Details of callbacks are covered in later sections. After the AXI transaction on the bus is complete, the completed sequence item is provided to the analysis port for use by the testbench.

test top

uvm_test

uvm_env

Port
Config

Slave agent

Master DUT

Figure 4 Usage With Standalone Slave Agent

Stimulus Modeling

Stimulus Modeling at Master

The svt_axi_master_transaction is the basic master transaction description class, which depicts a transaction that has to be generated on the master interface. The class provides rich set of attributes such as address, burst type etc. The class contains transaction level attributes which can be directly mapped to interface signals (for example, addr, burst_type burst_lenth), transaction configuration attributes (for example, data_before_addr) and delay configurations on the master side (for example, addr_valid_delay, and bready_delay). The Master transaction constraint take into account the configuration set for the master agent while randomizing the class instances in order to ensure that attributes are within its configured bounds. Some of the commonly used master transaction class attributes are listed below.

- xact type: Specifies the transaction types as READ or WRITE
- addr: Specifies the address for the transaction
- burst type: Specifies burst type as INCR/FIXED/WRAP
- burst_size: Specifies maximum number of bytes to be transfered in each data transfer.
- addr_valid_delay: Specifies the number of cycles AWVALID/ARVALID signal is delayed.
- burst length: Specifies the number of beats in the burst
- data before addr: Indicates that data will start before address for write transactions
- reference_event_for_addr_valid_delay: Specifies the reference event from which addr valid delay should begin.

For complete list of master transaction class attributes, see the class reference HTML document.

Master VIP Sequence Examples

Sample master sequence using some of the common attributes are given as follows. You can use 'svt axi master base sequence' base class to create their sequences.

Example 1: Master Directed Sequence

This sequence allows you to write directed test cases for specific scenarios. You have to explicitly specify all relevant master transaction attributes here as the transaction object is not randomized in this sequence.

```
class axi master directed sequence extends svt axi master base sequence;
/** Parameter that controls the number of transactions that will be
 generated */
rand int unsigned sequence length = 10;
/** Constrain the sequence length to a reasonable value */
constraint reasonable sequence length {
sequence length <= 100;</pre>
/** UVM Object Utility macro */
`uvm object utils(axi master directed sequence)
/** Class Constructor */
function new(string name="axi master directed sequence");
super.new(name);
endfunction
virtual task body();
svt axi master transaction write tran, read tran;
svt configuration get cfg;
bit status;
`uvm info("body", "Entered ...", UVM LOW)
super.body();
status = uvm_config_db #(int unsigned)::get(null, get_full_name(),
 "sequence length", sequence length);
`uvm info("body", $sformatf("sequence length is %0d as a result of %0s.",
sequence length, status ? "config DB" : "randomization"), UVM LOW);
/** Obtain a handle to the port configuration */
```

In case of directed sequence, port configuration handle need to obtain explicitly, whereas in case of random sequence this is done implicitly while randomizing the transaction class with uvm_do macro.

```
*/
p sequencer.get cfg(get cfg);
if (!$cast(cfg, get cfg)) begin
`uvm fatal("body", "Unable to $cast the configuration to a
 svt axi port configuration class");
for(int i = 0; i < sequence length; i++) begin</pre>
/** Set up the write transaction */
`uvm create(write tran)
write tran.port cfg = cfg;
write tran.xact type = svt axi transaction::WRITE;
write tran.addr = 32'h0000 0100 | ('h100 << i);</pre>
write tran.burst type = svt axi transaction::INCR;
write_tran.burst_size = svt_axi_transaction::BURST_SIZE_32BIT;
write_tran.atomic_type = svt_axi_transaction::NORMAL;
write_tran.burst_length = 4;
write tran.data = new[write tran.burst length];
write tran.wstrb = new[write tran.burst length];
write tran.data user = new[write tran.burst length];
foreach (write tran.data[i]) begin
write tran.data[i] = i;
end
```

```
foreach(write tran.wstrb[i]) begin
write tran.wstrb[i] = 4'hf;
write tran.wvalid delay = new[write tran.burst length];
foreach (write tran.wvalid delay[i]) begin
write tran.wvalid delay[i]=i;
/** Send the write transaction */
`uvm send(write tran)
/** Wait for the write transaction to complete */
get response(rsp);
/** Set up the read transaction */
`uvm create(read tran)
read tran.port cfg = cfg;
read_tran.xact_type = svt_axi_transaction::READ;
read tran.addr = 32'h0000 0100 | ('h100 << i);</pre>
read tran.burst type = svt axi transaction::INCR;
read_tran.burst_size = svt_axi_transaction::BURST_SIZE_32BIT;
read tran.atomic type = svt axi transaction::NORMAL;
read tran.burst length = 4;
read tran.rresp = new[read tran.burst length];
read tran.data = new[read tran.burst length];
read tran.rready delay = new[read tran.burst length];
read tran.data user = new[read tran.burst length];
foreach (read tran.rready delay[i]) begin
read tran.rready delay[i]=i;
end
/** Send the read transaction */
`uvm send(read tran)
/** Wait for the read transaction to complete */
get response (rsp);
`uvm info("body", "Exiting...", UVM LOW)
endtask: body
endclass: axi master directed sequence
```

Master agent has is_valid check, which checks the transaction programming against protocol specification. So, if transaction attributes are programmed incorrectly, then is_valid check will issue a UVM_WARNING indicating the issue and the test fails with UVM FATAL due to 'is valid' check failure.

Example 1:

The following UVM_WARNING and UVM_FATAL are reported when the interface type is configured as AXI3 and the burst_length is 17 for an INCR burst as this is not allowed as per AXI3 protocol.

UVM_WARNING @ 1025000: reporter [is_valid] Invalid burst_length of 17 provided, must be inside { 1:16 } based on interface type(AXI3), xact_type(WRITE) and `SVT_AXI3_MAX_BURST_LENGTH(16)

UVM_FATAL @ 1025000: uvm_test_top.env.axi_system_env.master[0] [add_to_master_active] {OBJECT_NUM(100000) PORT_ID(0) TYPE(WRITE) ID(0) ADDR(100)} Master Transaction is_valid check failed.

Example 2: Master Random Sequence

This sequence randomizes the transaction class attributes as per the master transaction class constrains. You can specify inline constraints in the sequence if required. Remaining attributes will be assigned with applicable values as per the protocol constraints.

```
class axi_master_wr_rd_sequence extends svt axi master base sequence;
/** Parameter that controls the number of transactions that will be
generated */
rand int unsigned sequence length = 10;
/** Constrain the sequence length to a reasonable value */
constraint reasonable sequence length {
sequence length <= 100;</pre>
/** UVM Object Utility macro */
`uvm object utils(axi master_wr_rd_sequence)
/** Class Constructor */
function new(string name="axi master wr rd sequence");
super.new(name);
endfunction
virtual task body();
bit status;
`uvm info("body", "Entered ...", UVM LOW)
super.body();
status = uvm_config_db #(int unsigned)::get(null, get_full_name(),
 "sequence_length", sequence_length);
`uvm info(\overline{"}body", $sformatf(\overline{"}sequence length is %0d as a result of %0s.",
 sequence length, status ? "config DB" : "randomization"), UVM LOW);
repeat (sequence length) begin
`uvm do with(req,
xact type == svt axi transaction::WRITE;
data before addr == 0;
`uvm do with(req,
xact_type == svt_axi_transaction::READ;
data before addr == 0;
})
end
`uvm info("body", "Exiting...", UVM LOW)
endtask: body
endclass: axi master wr rd sequence
```

You can use object_id field of transaction for transaction tracking. This field is set by VIP for each transaction. Read transaction object_id start with 0 whereas as write

transaction object_id start with 100000. object_id will be seen as OBJECT_NUM in VIP log messages as shown in the example. You can track status related information of a specific transaction using the object_id/OBJECT_NUM.

Example:

UVM_INFO @ 1025000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM(100000) PORT_ID(0) TYPE(WRITE) ID(0) ADDR(100)} Driving write address channel signals

UVM_INFO @ 15125000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM(0) PORT_ID(0) TYPE(READ) ID(0) ADDR(100)} Driving read address channel signals

UVM_INFO @ 15175000: uvm_test_top.env.axi_system_env.slave[0] [sample_read_addr_chan_signals] {OBJECT_NUM(0) PORT_ID(0) TYPE(READ) ID(0) ADDR(100)} Received read address

Stimulus Modeling at Slave

The class that describes slave transactions is 'svt_axi_slave_transaction'. Slave generates an object of svt_axi_slave_transaction when a command is received for which response has to be generated. The object defines complete transaction, that is, the command received along with the default response that Slave is configured to generate. Slave transaction class provides attributes to configure the slave response (for example, rresp[], bresp and data[]) and the delay applicable for the slave response (for example, bvalid_delay and addr_ready_delay). Example for slave transaction class attributes are

- rresp[]: This is a dynamic array which configures slave read response for each beat
- bresp: Configures slave write response
- bvalid delay: Configures slave write response delay
- addr ready delay: Configures the delay on arready assertion.
- enable interleave: Enables/ Disables interleave
- Interleave_pattern: Defines the pattern for interleaving

VIP allows you to specify distribution weights for delays with attributes. Attributes <code>ZERO_DELAY_wt</code>, <code>SHORT_DELAY_wt</code> and <code>LONG_DELAY_wt</code> defines the weight used to control distribution of zero delay, short delay and long delay respectively. Example for associated delay is ready signal assertion delay.

For usage details, see axi slave random response sequence sequence.

For complete list attributes and details, see the svt_axi_slave_transaction in class reference HTML.

The slave monitor of the AXI Slave agent contains a blocking peek port named response_request_imp which gets updated with any requests that target that slave. The slave agent connects this peek port to the slave sequencer which has a blocking peek port named response_request_port. Slave sequences must obtain a handle to the request through this port in the sequence, fill in the response information, and then submit this response to the driver through the normal means of sequencer/driver communication.

Slave VIP Example Sequences

This section demonstrates response generation with slave sequences. These slave sequences are extended from svt axi slave base sequence.

Example1: Random Response Sequence

This sequence generates random response from the slave. For write transactions, data is not written to the slave memory and for read, the response and data are random.

```
class axi slave random response sequence extends
svt axi slave base sequence;
svt axi slave transaction resp req;
/** UVM Object Utility macro */
`uvm object utils(axi slave random response sequence)
/** Class Constructor */
function new(string name="axi slave random response sequence");
super.new(name);
endfunction
virtual task body();
`uvm info("body", "Entered ...", UVM LOW)
forever begin
* Get the response request from the slave sequencer. The response request
* provided to the slave sequencer by the slave port monitor, through
* TLM port.
p sequencer.response request port.peek(resp req);
$cast(req,resp req);
req.ZERO DELAY wt = 10;
req.SHORT DELAY wt = 20;
req.LONG DELAY wt = 100;
* Demonstration of response randomization with constraints.
*/
`uvm rand send with (req,
foreach(rresp[i]) {
```

```
rresp[i] inside { svt_axi_transaction::SLVERR,
   svt_axi_transaction::OKAY };
}
bresp inside { svt_axi_transaction::SLVERR,svt_axi_transaction::OKAY };
})
end
`uvm_info("body", "Exiting...", UVM_LOW)
endtask: body
endclass: axi_slave_random_response_sequence
```

Example2: Memory Sequence

This sequence makes use of slave VIP memory. Data is written to and read back from the actual slave memory using the methods <code>put_write_transaction_data_to_mem</code> and <code>get_read_data_from_mem_to_zltransaction</code> respectively. These methods are defined in the parent sequence – <code>svt axi slave base sequence</code>.

```
class axi slave mem response sequence extends
svt axi slave base sequence;
svt axi slave transaction req_resp;
/** UVM Object Utility macro */
`uvm object utils(axi_slave_mem_response_sequence)
/** Class Constructor */
function new(string name="axi slave mem response sequence");
super.new(name);
endfunction
virtual task body();
integer status;
svt configuration get cfg;
`uvm info("body", "Entered ...", UVM LOW)
p sequencer.get cfg(get cfg);
if (!$cast(cfg, get cfg)) begin
`uvm fatal("body", "Unable to $cast the configuration to a
svt axi port configuration class");
end
forever begin
/**
* Get the response request from the slave sequencer. The response request
* provided to the slave sequencer by the slave port monitor, through
* TLM port.
*/
p_sequencer.response_request_port.peek(req resp);
* Randomize the response and delays
status=req resp.randomize with {
bresp == svt axi slave transaction::OKAY;
foreach (rresp[index]) {
rresp[index] == svt axi slave transaction::OKAY;
}
```

The object id and OBJECT NUM can be used for slave transaction tracking also.

Interconnect VIP Transaction classes

Master and slave ports of interconnect VIP also uses transaction classes. The transaction class used by interconnect VIP slave ports is 'svt_axi_ic_slave_transaction' whereas master ports uses svt_axi_master transaction class itself.

Overriding Master and Slave Transaction Classes

You can override master and slave transaction base classes from test or env class in the build_phase with custom classes with additional user constraints. Overriding can be done globally and locally using uvm methods 'set_type_override_by_type' and by 'set inst override by type' respectively. The following are the examples:

Example:

Note:

Master transaction and Slave response does not start until a reset is observed by Master and Slave respectively.

Setting Valid-Ready Delay Values for Master, Slave, and Interconnect

Three types of delays ZERO (0), SHORT (1:max-1) and LONG (max) are used by VIP for valid-ready delay, and they are applied as weighted constraints in VIP transactions using their respective ZERO_DELAY/SHORT_DELAY/LONG_DELAY_wt attributes. All such constraints can be found in HTML document with reasonable.*delay reg_exp_search.

For example, the following are the two-step process on how you can set all delays to '0' value, leveraging VIP transaction provided attribute ZERO DELAY wt.

Step 1:

Create custom factory transactions for applicable VIP components in your testbench with ZERO DELAY wt=100

```
//Custom factory master transaction , applicable for master agent
cust_svt_axi_master_transaction extends svt_axi_master_transaction;
  `uvm_object_utils(cust_svt_axi_master_transaction)

function new (string name = "cust_svt_axi_master_transaction");
  super.new(name);
  this.ZERO_DELAY_wt = 100;
  this.SHORT_DELAY_wt = 0;
  this.LONG_DELAY_wt = 0;
  endfunction: new
endclass: cust_svt_axi_master_transaction

//Custom factory slave transaction , applicable for slave agent
class cust_svt_axi_slave_transaction extends svt_axi_slave_transaction;
  `uvm object utils(cust svt axi slave transaction)
```

```
function new (string name = "cust svt axi slave transaction");
    super.new(name);
    this.ZERO DELAY wt = 100;
    this.SHORT DELAY wt = 0;
    this.LONG \overline{DELAY} wt = 0;
  endfunction: new
     endclass: cust svt axi slave transaction
//Custom factory Interconnect transaction , applicable for interconnect
 agent
class cust svt axi ic slave transaction extends
 svt axi ic slave transaction;
  `uvm object utils(cust svt axi ic slave transaction)
  function new (string name = "cust svt axi ic slave transaction");
    super.new(name);
    this.ZERO DELAY wt = 100;
    this.SHORT DELAY wt = 0;
    this.LONG \overline{DELAY} wt = 0;
  endfunction: new
endclass: cust svt axi ic slave transaction
```

Step 2:

Do three factory type-wide replacements in your env/test (or you can apply this to specific instances as applicable)

```
set_type_override_by_type(svt_axi_master_transaction::get_type(),
  cust_svt_axi_master_transaction::get_type());
    set_type_override_by_type(svt_axi_slave_transaction::get_type(),
  cust_svt_axi_slave_transaction::get_type());
    set_type_override_by_type(svt_axi_ic_slave_transaction::get_type(),
  cust_svt_axi_ic_slave_transaction::get_type());
```

Slave Memory

AXI VIP provides slave memory represented by class svt_mem. Slave memory is instantiated in slave agent. In passive mode, the slave agent keeps the memory updated based on the observed data on the bus. This enables the system-level checks in the passive mode. In active mode, the slave memory is updated by the slave sequence.

See the slave sequence svt_axi_slave_base_sequencein file <code>\$DESIGNWARE_HOME/vip/svt/amba_svt/latest/axi_slave_agent_svt/sverilog/src/vcs/svt_axi_slave_sequence_collection.svp</code>. A reference to the slave memory instantiated in the slave agent is provided in the slave sequence. Using the API of this slave memory, you can read

or write into the slave memory through this base sequence, or sequence extended from this base sequence.

For details on svt_mem and svt_axi_slave_base_sequence, see the AXI SVT class reference HTML documentation.

AXI Slave Memory Modeling

The memory in AXI slave VIP is modeled using the class "svt_mem". Slave memory is instantiated in slave agent.

In passive mode, the slave agent keeps the memory updated based on the observed data on the bus. For write transactions, the memory is updated based on the observed write data. For read transactions, the memory is updated based on the read data. The configuration svt_axi_port_configuration::memory_update_for_read_xact_enablecontrols
the VIP behavior. The default value for this configuration is 1, so the memory would be updated for the read transactions it observes. This does not enable system check. At any RTL-to-RTL interface, if passive slave VIP is connected, then memory update from the observed traffic facilitate system level data integrity checks across such port.

Front Door Access

In active mode, the slave memory is updated by the slave sequence whenever it observes a transaction on the interface. In passive mode, the slave memory is updated by the monitor based on the observed write/read transactions on the interface. This is referred as front door access of slave memory. See the slave sequence svt axi slave base sequence in the file:

<code>\$DESIGNWARE_HOME/vip/svt/amba_svt/latest/axi_slave_agent_svt/sverilog/src/vcs/svt_axi_slave_sequence_collection.svp</code>. A reference to the slave memory instantiated in the slave agent is provided in the slave sequence. Using the API of this slave memory, you can read or write into the slave memory through this base sequence, or sequence extended from this base sequence.

For more details on svt_mem and svt_axi_slave_base_sequencet, see AXI SVT class reference HTML documentation. The usage of these APIs is shown in the axi slave mem response sequence that is part of the vip example.

Example:

The body() of a typical slave sequence looks like below:

```
virtual task body();
integer status;
svt configuration get cfg;
```

```
`uvm info("body", "Entered ...", UVM LOW)
p sequencer.get cfg(get cfg);
if (!$cast(cfg, get_cfg)) begin
`uvm fatal("body", "Unable to $cast the configuration to a
svt axi port configuration class");
end
// consumes responses sent by driver
sink responses();
forever begin
/**
* Get the response request from the slave sequencer. The response request
* provided to the slave sequencer by the slave port monitor, through
* TLM port.
*/
p sequencer.response request port.peek(req resp);
* Randomize the response and delays
*/
status=req resp.randomize with {
bresp == svt axi slave transaction::OKAY;
foreach (rresp[index]) {
rresp[index] == svt axi slave transaction::OKAY;
};
if(!status)
`uvm fatal("body","Unable to randomize a response")
* If write transaction, write data into slave built-in memory, else get
* data from slave built-in memory
if(req resp.xact type == svt axi slave transaction::WRITE) begin
put write transaction data to mem(req resp);
end
else begin
get_read_data_from_mem_to_transaction(req_resp);
end
$cast(req, req resp);
/**
* send to driver
* /
`uvm send(req)
`uvm info("body", "Exiting...", UVM LOW)
endtask: body
The memory is updated from the sequence in the following way:
if(req resp.xact type == svt axi slave transaction::WRITE) begin
put_write_transaction_data_to_mem(req_resp);
end
else begin
get read data from mem to transaction (req resp);
end
```

These APIs are part of the slave agent and can be copied over and modified as per the custom requirement. The code related to these APIs is not protected.

The axi_slave_random_response_sequence shown in the VIP example does not access the slave memory. The response and data is completely random.

Backdoor Access

The slave memory can also be accessed using the back door APIs (not through axi interface) from the testbench. The important APIs are:

- read()
- write()
- set_meminit()
- load mem()
- save mem()
- clear()

See the HTML doc for details. The following are some articles related to back door memory access:

https://SolvNetPlus.synopsys.com/retrieve/2290799.html

https://SolvNetPlus.synopsys.com/retrieve/2214179.html

https://SolvNetPlus.synopsys.com/retrieve/2042786.html

https://SolvNetPlus.synopsys.com/retrieve/034476.html

While doing the backdoor access of memory using read() and write() methods, the number of bytes accesses will be equal to the data_width configured on the slave agent. For example, if the data_width is 32 bit (i.e., 4 bytes), then the address provided to these methods should be aligned to 4 bytes i.e., 0, 4, 8, 12 etc... If an unaligned (intermediate) address is provided, these methods internally align the address and then access the bytes in the memory.

The slave VIP has methods svt_axi_slave_agent::write_byte() and svt_axi_slave_agent::read_byte() that can be used to access a single byte of data in slave memory.

You can configure the memory to return some predefined values on the addresses that were not previously written. This can be achieve using the members:

- meminit
- set meminit()

These take the enum values of type meminit_enum as inputs. It has the following values. Please see the html class reference doc for details:

- UNKNOWNS
- ZEROES
- ONES
- ADDRESS
- VALUE
- INCR
- DECR
- USER PATTERN

Configuring Slave Memory Address Map

To configure the address ranges of slave memory, you need to use the method svt_axi_system_configuration::set_addr_range().

```
Example: set_addr_range(0, 32'h0000_0000, 32'h0000_ffff); //this will set
the address range of slave[0].
```

It is possible to have discontinuous address ranges within a single slave vip. This can be done by calling the set addr range() multiple times, like:

```
set_addr_range(0, 32'h0000_0000, 32'h0000_ffff);
set_addr_range(0, 32'h0004_0000, 32'h0004_ffff);
set_addr_range(0, 32'h0006_0000, 32'h0006_ffff);
```

It is possible to have a shared memory across multiple slave vips. This can be achieved by creating an object of <code>svt_mem</code> in the testbench and setting this as slave memory for all the slave vips. This is demonstrated in the VIP example tb_amba_svt_uvm_basic_sys. Check the description of the member <code>svt_axi_system_configuration::allow_slaves_with_overlapping_addr</code> which has the details.

You can also specify rules for masters accessing shared memory through specific slave interfaces. Please check the article:

https://SolvNetPlus.synopsys.com/retrieve/2216520.html

Complex Memory Map Feature in AXI VIP

Usage Scenario:

AXI interconnects follow certain rules to route the transactions from master to slave. These rules must be provided to VIP configuration, so that the VIP operates based on the interconnect behavior. The main aspects that needs to be considered are:

- How does the interconnect route transactions from master to slave?
- Will there be any transactions that gets terminated within interconnect (for example, interconnect register accesses)?
- Does the interconnect translate the address? This means that the address seen on master will be different from the address seen on slave.
- Does interconnect VIP behavior change dynamically during the simulation with respect to all the above aspects, based on the state of simulation?

For simple interconnect behaviors, where there is a fixed addr ranges for each slave and the routing of transactions is only based on the address and there is no address translation, then $svt_axi_system_configuration::set_addr_range()$ can be used to configure the VIP with this information.

For complex interconnects, where the above described aspects need to be modeled dynamically, the complex memory map feature needs to be used.

VIP Components Impacted by this Feature:

Axi system monitor: data_integrity_check, master_slave_xact_data_integrity_check, slave_transaction_routing_check are the main checks impacted by this feature.

Axi interconnect vip: the behavior of interconnect vip wrt routing the transactions, addr translations are impacted by this feature.

Use Model:

- 1. Set svt axi system configuration::enable complex memory map=1;
- 2. In the configuration class extended from svt_axi_system_configuration, user needs to implement 2 functions:

```
virtual function bit get_dest_global_addr_from_master_addr(
input int master_idx,
input bit [`SVT AXI MAX ADDR WIDTH-1:0] master addr,
```

```
input bit[`SVT_AMBA_MEM_MODE_WIDTH-1:0] mem_mode = 0,
input string requester_name = "",
input bit ignore_unmapped_addr = 0,
output bit is_register_addr_space,
output bit [`SVT_AXI_MAX_ADDR_WIDTH-1:0] global_addr,
input svt axi transaction xact);
```

This function needs to be implemented only if there is a requirement to perform a transformation of the master address to some global address. In many cases, this function need not be implemented. If not implemented, global address is same as the master address.

```
virtual function bit get_dest_slave_addr_from_global_addr(
input bit [`SVT_AXI_MAX_ADDR_WIDTH-1:0] global_addr,
input bit[`SVT_AMBA_MEM_MODE_WIDTH-1:0] mem_mode = 0,
input string requester_name = "",
input bit ignore_unmapped_addr = 0,
output bit is_register_addr_space,
output int slave_port_ids[$],
output bit [`SVT_AXI_MAX_ADDR_WIDTH-1:0] slave_addr,
input svt axi transaction xact);
```

This function gets as input the global_addr computed from previous function (if previous function is not implemented, global_addr will be equal to master_addr), requester_name (uvm to hierarchy of the master agent from which this xact originated), master transaction handle.

Based on these inputs, this function must compute the slave addr, the slave port id in that system where the xact will be routed to, whether the addr falls in register space. These are provided as output arguments. This function returns 1 only if it finds a slave port in this system where this master xact will be routed to. If not, this function returns 0 (indicates that the xact will not be routed to any of the slave in this system). If this is a register config xact (terminates within the interconnect), then is_register_addr_space output argument must be set to 1. The requester_name can also be set to an unique string using svt_axi port_configuration::source_requester_name.

These two set of functions are executed by the AXI system monitor, interconnect VIP for every master transaction initiated in the system to get the slave transaction routing info and the slave address that will be seen. The description of each argument for these functions can be found in the HTML class reference document.

3. When the complex memory map feature is used, the

svt_axi_system_configuration::set_addr_range() is not used to specify the addr map information.

Example implementation of the complex memory map API:

This is an example, and must be implemented based on your DUT interconnect behavior.

```
function bit get dest slave addr from global addr (input bit
 [`SVT AXI MAX ADDR WIDTH-1:0] global addr,
input bit [`SVT_AMBA_MEM_MODE_WIDTH-1:0] mem_mode = 0,
input string requester name ="",
input bit ignore unmapped addr = 0,
output bit is register addr space,
output int slave port ids [$],
output bit [`SVT AXI MAX ADDR WIDTH-1:0] slave addr ,
input svt axi transaction xact);
//the transactions are always routed to slave port 0. The below statement
indicates the routing info of interconnect.
slave port ids[0]=0;
//no addr translation. The below statement indicates any addr translation
performed by interconnect.
slave addr = global addr; //note that global addr will be tagged with the
non-secure bit if address tagging is enabled.
//return 1
get dest slave addr from global addr=1;
//the below items can be used when applicable. In this example, they are
not applicable
* if(xact.port cfg.port id == 0 || xact.port cfg.port id == 1)
begin //transactions from master[0] and master[1] will be routed to
slave 0
slave port ids[0]=0;
else if(xact.port cfg.port id == 2 || xact.port cfg.port id == 3)
begin //transactions from master[2] and master[3] will be routed to
slave 1
slave port ids[0]=1;
//register transactions that terminates within the interconnect have to
be specified using:
if(global addr>=reg space start addr && global addr<=reg space end addr)
begin
is register addr space=1;
slave port ids[0]=-1;
get dest slave addr from global addr=1;
end
* /
end
endfunction
```

This is also demonstrated in the VIP example to axi svt uvm basic sys

FIFO Memory

The slave agent has a FIFO memory that can be used for transactions of FIXED burst type. The FIFO memory is represented by class svt_axi_fifo_mem. FIFO memory is instantiated in the slave agent as follows:

```
svt axi fifo mem fifo mem[];
```

This FIFO is configured based on the port configuration parameters svt_axi_port_configuration::num_fifo_mem and svt_axi_port_configuration::fifo_mem_addresses[]. By default, svt_mem will be used for FIXED burst_type also.

Example configuration to create a single FIFO element is as follows:

```
this.slave_cfg[0].num_fifo_mem = 1;
this.slave_cfg[0].fifo_mem_addresses = new[1];
this.slave_cfg[0].fifo_mem_addresses[0] = 64'h100;
```

The depth of the FIFO is infinite. The width of the FIFO is same as the data_width of the slave vip. These are not configurable.

The FIFO will be accessed by the slave memory sequence (svt_axi_slave_memory_sequence) only for the FIXED type bursts. You need to use the svt_axi_slave_memory_sequence to access the FIFO.

For more information on svt_axi_fifo_mem, see the AXI SVT class reference HTML documentation.

The below article shows how to customize the slave vip behavior for accessing the FIFO memory. It also has an example for accessing FIFO memory for INCR transactions of burst length=1.

https://SolvNetPlus.synopsys.com/retrieve/1512706.html

AXI System Monitor Considerations

The axi system monitor <code>data_integrity_checks</code> are based on the slave memory updates. So you need to use the <code>slave_mem_response_sequence</code> on the active slave vips. A passive slave vip needs to be connected to the interfaces where there is a DUT. The memory in the passive slave vip will be updated based on the activity observed on the interface.

FIFO Memory

AXI VIP provides FIFO memory represented by class <code>svt_axi_fifo_mem</code>. FIFO memory is instantiated in the slave agent as follows:

```
svt axi fifo mem fifo mem[];
```

This FIFO is configured based on the port configuration parameters num_fifo_mem and fifo mem addresses.

Example configuration to create a single FIFO element is as follows:

```
this.slave_cfg[0].num_fifo_mem = 1;
this.slave_cfg[0].fifo_mem_addresses = new[1];
this.slave_cfg[0].fifo_mem_addresses[0] = 64'h100;
```

The depth of the FIFO is infinite. The width of the FIFO is same as the data width of the interface. These are not configurable.

The FIFO will be accessed by the slave memory sequence (svt_axi_slave_memory_sequence) only for the FIXED type bursts. You need to use the svt_axi_slave_memory_sequence to access the FIFO.

For more information on $svt_axi_fifo_mem$, see the AXI SVT class reference HTML documentation.

Interconnect Env

The Interconnect Env routes the AXI transactions between multiple masters and slaves. The Interconnect Env contains configurable number of master and slave ports. The number of master and slave ports of the Interconnect Env can be controlled through interconnect configuration. The Interconnect Env routes the transactions from masters to slaves based on address map. Multiple address ranges can be specified for a single slave. The Interconnect Env can be configured to operate in active mode and passive mode.

In the Interconnect Env component, the ports which are connected to master components are referred to as Interconnect Slave ports and ports which are connected to slave components are referred to as Interconnect Master ports. More details on Interconnect master and slave ports are provided in the following sections.

The Interconnect VIP waits for the entire write data (from the master) to arrive before it initiates a transaction on the slave. The Interconnect VIP is a functionally ideal interconnect which comprises of several AXI masters and slaves. It is not designed to be the most efficient in terms of bandwidth utilization, performance and hence forth (which obviously an RTL is designed for). So for a write transaction, the Interconnect waits for the wlast to arrive before it starts sending the corresponding awvalid to the slave.

Note:

For more information on Interconnect features related to ACE protocol, see Support for ACE protocol in AXI Interconnect Env.

Interconnect Env Master Ports

The master ports of the Interconnect Env drive the slave components in the system. The master ports within the interconnect Env are represented by Interconnect Master Agent class svt_axi_ic_master_agent. The Interconnect Master Agent is configured using a port configuration, which is available in the interconnect configuration.

The Driver within the Interconnect Master Agent drives the AXI transactions towards the slave component connected to the interconnect master port. The Driver and port Monitor components within Interconnect Master Agent call callback methods at various phases of execution of the AXI transaction. Details of callbacks are covered in later sections. At the end of each transaction on the Interconnect Master port, the port monitor within the Interconnect Master Agent provides the completed transaction object from its analysis port, in active and passive mode.

Interconnect Env Slave Ports

The slave ports of the interconnect Env are driven by the master components in the system. The slave ports within the interconnect Env are represented by Interconnect Slave Agent class svt_axi_ic_slave_agent. The Interconnect Slave Agent is configured using a port configuration, which is available in the interconnect configuration.

The Driver within the Interconnect Slave Agent responds to the AXI transactions driven by the master component connected to the interconnect slave port. The Driver and port Monitor components within Interconnect Slave Agent call callback methods at various phases of execution of the AXI transaction. Details of callbacks are covered in later sections. At the end of each transaction on the Interconnect Slave port, the port monitor within the Interconnect Slave Agent provides the completed transaction object from its analysis port, in active and passive mode.

Connecting Interconnect Env to the DUT

The number of master and slave ports of the Interconnect Env is configured using configuration members

```
svt_axi_interconnect_configuration::num_ic_master_ports and svt_axi_interconnect_configuration::num_ic_slave_ports respectively. If the System Env also contains master and slave VIP components in addition to the Interconnect Env, these master and slave VIP components get automatically connected to the lowest port indices of the Interconnect Env. The number
```

of master and slave VIP components in system Env is configured using configuration members svt_axi_system_configuration::num_masters and svt axi system configuration::num slaves respectively.

For example, if svt_axi_interconnect_configuration::num_ic_slave_ports = 3, and svt_axi_system_configuration::num_masters = 2, then master VIP components would automatically connect to slave port 0 and 1 of the Interconnect Env component. Slave port 2 of Interconnect Env can be connected to Master DUT. In such a case, the port monitor in Slave port 2 of the Interconnect Env will continue to carry out the passive functionality like protocol checking.

It is recommended to configure the number of master or slave VIP components in the System Env to match the number of slave or master ports of Interconnect Env. Then, for the Interconnect Env ports which are expected to be connected to the DUT, configure the corresponding Master or Slave VIP components in passive mode. That way, even if you replace Interconnect Env with Interconnect RTL, the passive monitors would continue to function.

For example, if Interconnect Env has 3 slave ports (port 0,1,2), and you need Master VIP components to drive port 0 and 1, and Master DUT to drive port 2.

In this case, configure the number of masters in System Env to 3 (svt_axi_system_configuration::num_masters = 3). Configure Master VIP 0 and Master VIP 1 as active, and Master VIP 2 as passive (as Master DUT would drive this port).

Configuration Consistency Checks

When the VIP is configured to use the interconnect model by setting the configuration parameter <code>svt_axi_system_configuration::use_interconnect</code>, the configuration of master or slave VIP components must match configuration of interconnect ports to which they connect. The VIP does a consistency check between the port configuration of master or slave VIP components and corresponding interconnect port configuration. The consistency checks ensure that:

```
sys_cfg.master_cfg[<master_num>].<port_config_param> matches
sys_cfg.ic_cfg.slave_cfg[<master_num>].<port_config_param>
sys_cfg.slave_cfg[<slave_num>].<port_config_param>matches
sys_cfg.ic_cfg.master_cfg[<slave_num>].<port_config_param>
```

VIP checks the consistency of below port configuration parameters between master or slave VIP components and corresponding Interconnect port configurations:

```
addr_width
addr_user_width
data width
```

Chapter 3: General Concepts System Environment

```
data user width
resp user width
snoop data width
wysiwyg enable
use separate rd wr chan id width
id width
read chan id width
write chan id width
num outstanding xact
num read outstanding xact
num write outstanding xact
num_outstanding_snoop_xact
exclusive access enable
barrier enable
dvm_enable
max num exclusive access
write data interleave depth
serial_read_write_access
```

If consistency check fails, VIP issues the following message:

```
UVM_FATAL /.../svt_axi_system_env.svp(189) @ Ons: uvm_test_top.env.axi_env [build_phase] Invalid configuration passed. Please pass a valid svt_axi_system_configuration object or derived object.
```

System Environment

The AXI System Env encapsulates the Master agents, Slave Agents, System Sequencer, Interconnect Env and the system configuration. The number of configured Master and Slave Agents is based on the system configuration provided by you. In the build phase, the System Env builds the Master agents, Slave agents and Interconnect Env. After the Master and Slave Agents are built, they are configured by System Env by using the port configuration information available in the system configuration.

test top uvm_test uvm_env System Env System Virtual sequencer Config Master agent Slave agent Port Port System Config Config DUT Interface signals

Figure 5 Usage With System Environment

System Sequencer

AXI System sequencer is a virtual sequencer with references to each Master and Slave Sequencers in the system. The System Sequencer is created in the build phase of the System Env. The system configuration is provided to the System Sequencer. The System Sequencer can be used to synchronize between the sequencers in Master and Slave Agents.

System Monitor

The System Monitor component is instantiated within the AXI System Env component. The System Monitor performs system-level checks across the master and slave ports within the system. The system monitor is enabled by setting the system configuration class member svt_axi_system_configuration::system_monitor_enable.

System Checks

The System checks supported by System Monitor fall under the following categories:

- Checks for mapping between ACE coherent transaction and snoop transactions
- Checks for sequencing between ACE coherent and snoop transactions
- Checks for response to coherent transactions based on response to snoop transactions
- Data integrity between ACE coherent transaction data and snoop transaction data
- Data integrity checks for transactions that span across multiple cachelines such as READONCE and WRITEUNIQUE transactions
- · Data integrity between cache of all masters
- · Data integrity between cache of all masters and slave memory
- Data Integrity across Interconnect master and slave ports
- · Transaction routing

There are certain checks which might be design specific. System Monitor provides hooks in the form of callbacks, which can be used by you to perform such design specific checks.

For the list of system checks and callbacks, see the AXI VIP Class reference HTML documentation.

Active and Passive Mode

This table lists the behavior of Master and Slave Agents in active and passive modes.

Table 2 Agents in Active and Passive Mode

Component behavior in active mode	Component behavior in passive mode
In active mode, Master and Slave components generate transactions on the signal interface.	In passive mode, master and slave components do not generate transactions on the signal interface. These components only sample the signal interface.
Master and Slave components continue to perform passive functionality of coverage and protocol checking. You can enable/disable this functionality through configuration.	Master and Slave components monitor the input and output signals, and perform passive functionality such as coverage and protocol checking. You can enable/disable this functionality through configuration options.

Table 2 Agents in Active and Passive Mode (Continued)

Component behavior in active mode	Component behavior in passive mode
The Port Monitor within the component performs protocol checks only on sampled signals. That is, it does not perform checks on the signals that are driven by the agent. This is because when the agent is driving an exception (exceptions are not supported in this release) the Monitor should not flag an error, since it knows that it is driving an exception. Exception means error injection.	The port monitor within the component performs protocol checks on all signals. In passive mode, signals are considered as input signals.
The delay values reported in the AXI transaction provided by the Master and Slave component, are the values provided by you, and not the sampled delay values.	The delay values reported in the AXI transaction provided by the Master and Slave Agent, are the sampled delay values on the bus.
Interconnect component routes transactions from masters to slaves.	Interconnect component does not route the transactions from masters to slaves.
Interconnect component continues to perform passive functionality of coverage and protocol checking on all the master and slave ports. You can enable/disable this functionality through configuration.	Interconnect component monitors the input and output signals on all the master and slave ports, and performs passive functionality of coverage and protocol checking. You can enable/disable this functionality through configuration.

AXI UVM User Interface

The following sections give an overview of the user interface into the AXI VIP.

Clock and Reset Connection

There is a small change in the bind use model starting from from the 1.96a release of AXI VIP. Following are the details of the change:

1. For active agent connection:

Pass '1' as the parameter value and svt_axi_master_async_modport as the first argument to the connector.

```
bind test_top svt_axi_master_connector #(1)
master_bind_connector0(axi_if.master_if[0].svt_axi_master_async_modpo
rt, slave_dut.master_bind_if);
```

2. For passive agent connection:

Pass '0' as the parameter value and svt_axi_monitor_modport as the first argument to the connector.

```
bind test_top svt_axi_master_connector #(0)
master_bind_connector0(axi_if.master_if[0].svt_axi_monitor_modport,
slave dut.master bind if);
```

VIP Interface Connection

AXI VIP provides the SystemVerilog interface which can be used to connect the VIP to the DUT. A top level interface svt_axi_if is provided which contains an array of master & slave interfaces.

For example,

```
/* instantiate top level interface*/
svt axi if axi if();
```

There are two ways on how you can set clock signal "aclk" for each/all of master and slave sub interfaces under this top level svt axi if interface instance.

1. If you want to use a common clock for all the master and slave port interfaces, there is 'common_aclk' signal at svt_axi_if level, which can be used. This common clock will then be used by all the port interfaces.

For example,

```
svt_axi_if axi_if();
assign axi if.common aclk = SystemClock;
```

Note:

You must leave svt_axi_system_configuration::common_clock_mode set to default value '1' for system configuration object.

1. If any/all master/slave port interface under svt_axi_if instance need to use a separate clock, then the 'aclk' signal in the port interface should be connected to respective individual clocks and system configuration object field "svt_axi_system_configuration::common_clock_mode" should be set to '0' to disable common clock mode.

Configuration Objects

Configuration data objects convey the system level and port level testbench configuration. The configuration of agents is done in the build() phase of environment or the testcase. If the configuration needs to be changed later, it can be done through reconfigure() method of the Master, Slave Agent or System Env.

The configuration can be of the following two types:

Static configuration properties

Static configuration parameters specify a configuration value which cannot be changed when the system is running. Examples of static configuration parameters are number of masters and slaves, data bus width, and address width.

Dynamic configuration properties

Dynamic configuration parameters specify configuration value which can be changed at any time, regardless of whether the system is running or not. An example of a dynamic configuration parameter is a timeout value.

The configuration data objects contain built-in constraints, which come into effect when the configuration objects are randomized.

The AXI VIP defines following configuration classes:

• System configuration (svt axi system configuration)

The System configuration class contains configuration information which is applicable across the entire system. You can specify the system level configuration parameters through this class. You need to provide the system configuration to the system env from the environment or the testcase. The system configuration mainly specifies:

- Number of master and slave agents in the system env
- Port configurations for master and slave agents
- Virtual top level AXI interface
- Address map
- Timeout values
- Port configuration (svt axi port configuration)

The Port configuration class contains configuration information which is applicable to individual AXI master or slave agents in the system env. Some of the important information provided by port configuration class is:

- Active or Passive mode of the master or slave port agent
- Enable or disable protocol checks
- Enable or disable port-level coverage
- Interface type (AXI3/AXI4/AXI4-Lite)

- Port configuration contains the virtual interface for the port
 - The port configuration objects within the system configuration object are created in the constructor of the system configuration.
- Interconnect configuration (svt axi interconnect configuration)

Interconnect configuration class contains configuration information for the interconnect component. It has a handle to the system configuration. In addition, this class contains configuration for number of master and slave ports of the interconnect component, and the respective configuration for these master and slave ports.

For details on individual members of configuration classes, see the AXI VIP Class reference HTML documentation.

Transaction Objects

Transaction objects, which are extended from the <code>uvm_sequence_item</code> base class, define a unit of AXI protocol information that is passed across the bus. The attributes of transaction objects are public and are accessed directly for setting and getting values. Most transaction attributes can be randomized. The transaction object can represent the desired activity to be simulated on the bus, or the actual bus activity that was monitored.

AXI transaction data objects store data content and protocol execution information for AXI transactions in terms of timing details of the transactions.

These data objects extend from the <code>uvm_sequence_item</code> base class and implement all methods specified by UVM for that class.

AXI transaction data objects are used to:

- · Generate random stimulus
- Report observed transactions
- Generate random responses to transaction requests
- Collect functional coverage statistics

Class properties are public and accessed directly to set and read values. Transaction data objects support randomization and provide built-in constraints. Two set of constraints are provided: valid ranges and reasonable constraints.

- valid_ranges constraints limit generated values to those acceptable to the drivers. These constraints ensure basic VIP operation and should never be disabled.
- reasonable_* constraints, which can be disabled individually or as a block, limit the simulation by the following:
 - Enforcing the protocol. These constraints are typically enabled unless errors are being injected into the simulation.
 - Setting simulation boundaries. Disabling these constraints may slow the simulation and introduce system memory issues.

The VIP supports extending transaction data classes for customizing randomization constraints. This allows you to disable some <code>reasonable_*</code> constraints and replace them with constraints appropriate to your system.

Individual reasonable_* constraints map to independent fields, each of which can be disabled. The class provides the reasonable_constraint_mode() method to enable or disable blocks of reasonable * constraints.

AXI VIP defines following transaction classes:

AXI Base transaction (svt axi transaction)

This is the base transaction type which contains all the physical attributes of the transaction like address, data, burst type, burst length, etc. It also provides the timing information the transaction, to the master and slave drivers, that is, delays for valid and .ready signals with respect to some reference events.

AXI Master transaction (svt axi master transaction)

The master transaction class extends from the AXI transaction base class svt_axi_transaction. The master transaction class contains the constraints for master specific members in the base transaction class. At the end of each transaction, the master agent provides object of type svt_axi_master_transaction from its analysis ports, in active and passive mode.

AXI Slave transaction (svt axi slave transaction)

The slave transaction class extends from the AXI transaction base class $svt_axi_transaction$. The slave transaction class contains the constraints for slave specific members in the base transaction class. At the end of each transaction, the slave agent provides object of type $svt_axi_slave_transaction$ from its analysis ports, in active and passive mode.

The master and slave transactions contain a handle to configuration object of type svt_axi_port_configuration, which provides the configuration of the port on which this transaction would be applied. The port configuration is used during randomizing

the transaction. The port configuration is available in the sequencer of the master or slave agent.

You should initialize the port configuration handle in the transaction using the port configuration available in the sequencer of the master or slave agent. If the port configuration handle in the transaction is null at the time of randomization, the transaction will issue a fatal message.

• AXI ACE Snoop Base transaction (svt axi snoop transaction)

This is the base class for snoop transaction type which contains all the physical attributes of the transaction like address, data, transaction type, etc. It also provides the timing information of the transaction to the master component, that is, delays for valid and ready signals with respect to some reference events. The svt_axi_snoop_transaction also contains a handle to configuration object of type svt_axi_port_configuration, which provides the configuration of the port on which this transaction would be applied. The port configuration is used during randomizing the transaction.

AXI ACE Master Snoop transaction (svt_axi_master_snoop_transaction)

The master snoop transaction class extends from the snoop transaction base class svt_axi_snoop_transaction. The master snoop transaction class contains the constraints for master specific members in the base transaction class. At the end of each transaction, the port monitor within the master VIP component provides object of type svt_axi_master_snoop_transaction from its analysis ports, in active and passive mode.

• AXI transaction on Interconnect Slave port (svt axi ic slave transaction)

svt_axi_ic_slave_transaction class is used by the slave ports of the Interconnect component, to represent the transaction received on the Interconnect slave port from a master component. At the end of each transaction on the Interconnect Slave port, the port monitor within the Interconnect slave port provides object of type svt axi ic slave transaction from its analysis port, in active and passive mode.

• AXI transaction on Interconnect Master port (svt axi ic master transaction)

svt_axi_ic_master_transaction class is used by the master ports of the Interconnect component, to represent the transaction transmitted on the interconnect master port to a connected slave component. At the end of each transaction on the Interconnect Master port, the port monitor within the Interconnect Master port provides object of type svt_axi_ic_master_transaction from its analysis port, in active and passive mode.

This transaction class is not supported in this release. Currently, the port monitor within the Interconnect Master port provides object of type svt_axi_master_transaction from its analysis port.

 AXI ACE Snoop transaction on Interconnect Slave port (svt axi ic snoop transaction)

svt_axi_ic_snoop_transaction class extends from the snoop transaction base class svt_axi_snoop_transaction. This class represents the snoop transaction at the interconnect slave ports, which are connected to the external master components. At the end of each snoop transaction on the Interconnect Slave port, the port monitor within the Interconnect Slave port provides object of type svt_axi_ic_snoop_transaction from its analysis port, in active and passive mode.

For more information on individual members of transaction classes, see the AXI VIP Class reference HTML documentation.

Analysis Ports

The Port Monitor in the Master and Slave Agent provides item_started_port and item observed port analysis ports.

The Master and Slave Agents respectively write the svt_axi_master_transaction and svt_axi_slave_transaction object to the item_started_port analysis port which provides AXI transactions available just when the transaction starts.

At the end of the transaction, the Master and Slave Agents respectively write the completed

svt_axi_master_transaction and svt_axi_slave_transaction object to the item_observed_port analysis port. This holds true in active as well as passive mode of operation of the master or slave agent. You can use this analysis port for connecting to scoreboard, or any other purpose, where a transaction object for the completed transaction is required.

The Port Monitor in the Interconnect Master Agent and Interconnect Slave agent also provides an analysis

port item_observed_port. At the end of the transaction on the interconnect ports, the port monitor within the Interconnect Master Agent and Interconnect Slave agent provides the completed

svt_axi_ic_master_transaction and svt_axi_ic_slave_transaction object respectively, from its analysis port.

Also you can create user-defined analysis ports for their scoreboarding purpose.

Usage:

Steps to use item observed port analysis port in an UVM verification environment.

1. Create an axi scoreboard class extending from uvm_scoreboard class and declare the export for the analysis port.

```
//The uvm analysis imp decl allows for a scoreboard (or other analysis
component) to
support input from many places
/** Macro that define two analysis ports with unique suffixes */
`uvm analysis imp decl( initiated)
`uvm analysis imp decl( response)
class axi uvm scoreboard extends uvm scoreboard;
  /** Analysis port connected to the AXI Master Agent */
  uvm analysis imp initiated#(svt axi transaction, axi uvm scoreboard)
 item observed initiated export;
  /** Analysis port conneted to the AXI Slave Agent */
 uvm analysis imp response#(svt axi transaction, axi uvm scoreboard)
 item observed response export;
  /** UVM Component Utility macro */
  `uvm component utils(axi uvm scoreboard)
  function new (string name = "axi uvm scoreboard", uvm component
 parent=null);
     super.new(name, parent);
  endfunction : new
endclass
```

2. In the Scoreboard::build() phase, build export of analysis ports and create write_***() method to get the object from the analysis ports.

```
class axi_uvm_scoreboard extends uvm_scoreboard;
...
function void build_phase(uvm_phase phase);
   super.build();
   /** Construct the analysis ports */
   item_observed_initiated_export =
   new("item_observed_initiated_export", this);
   item_observed_response_export =
   new("item_observed_response_export", this);
   endfunction
endclass
```

3. Create write_***() method to get the object from the item_observed_port analysis port class axi uvm scoreboard extends uvm scoreboard;

```
/** This method is called by item observed initiated export */
    virtual function void write initiated(input svt axi transaction
   xact);
      svt axi transaction init xact;
      if (!$cast(init xact, xact.clone())) begin
        `uvm fatal("write initiated", "Unable to $cast the received
   transaction to svt axi transaction");
      `uvm info("write initiated", $sformatf("xact:\n%s",
   init_xact.sprint()), UVM_FULL)
    endfunction
    /** This method is called by item observed response export */
    virtual function void write response(input svt axi transaction
   xact);
      svt axi transaction resp xact;
      if (!$cast(resp xact, xact.clone())) begin
        `uvm fatal("write response", "Unable to $cast the received
   transaction to svt axi transaction");
      `uvm info("write response", $sformatf("xact:\n%s",
   resp xact.sprint()), UVM_FULL)
    endfunction
  endclass
4. In the ENV create an instance of the axi uvm scoreboard and build the object class
  axi env extends uvm env;
    /** AXI System ENV */
    svt_axi_system_env axi system env;
    /** Master/Slave Scoreboard */
    axi uvm scoreboard axi scoreboard;
     /** UVM Component Utility macro */
```

function new (string name="axi env", uvm component parent=null);

virtual function void build phase (uvm phase phase);

endfunction

`uvm component utils(axi env)

super.new (name, parent);

/** Build the AXI System ENV */

/** Class Constructor */

```
`uvm_info("build_phase", "Entered...",UVM_LOW)

super.build_phase(phase);

...
   /* Create the scoreboard */
   axi_scoreboard =
axi_uvm_scoreboard::type_id::create("axi_scoreboard", this);
   ...
   `uvm_info("build_phase", "Exiting...", UVM_LOW)
   endfunction
endclass
```

5. In the connect phase Connect master & slave agent analysis ports to scoreboard

```
class axi_env extends uvm_env;
...
...
function void connect_phase(uvm_phase phase);
   `uvm_info("connect_phase", "Entered...",UVM_LOW)

/**
    * Connect the master and slave agent's analysis ports with
    * item_observed_before_export and item_observed_after_export
ports of the
    * scoreboard.
    */

axi_system_env.master[0].monitor.item_observed_port.connect(axi_score
board.item_observed_initiated_export);

axi_system_env.slave[0].monitor.item_observed_port.connect(axi_scoreb
oard.item_observed_response_export);
    endfunction
endclass
```

For complete example, see the tb axi svt uvm intermediate_sys example testbench.

Example: How do I add user-defined TLM analysis ports into Port Monitor callbacks in an UVM environment?

https://SolvNetPlus.synopsys.com/retrieve/037331.html

Callbacks

Callbacks are an access mechanism that enable the insertion of user-defined code and allow access to objects for scoreboarding and functional coverage. Each Master and Slave Agent is associated with a callback class that contains a set of callback methods. These methods are called as part of the normal flow of procedural code. There are a few differences between callback methods and other methods that set them apart.

- Callbacks are virtual methods with no code initially, so they do not provide any
 functionality unless they are extended. The exception to this rule is that some of the
 callback methods for functional coverage already contain a default implementation of a
 coverage model.
- The callback class is accessible to you so the class can be extended and your code inserted, potentially including testbench specific extensions of the default callback methods, and testbench specific variables and/or methods used to control whatever behavior the testbench is using the callbacks to support.
- Callbacks are called within the sequential flow at places where external access would be useful. In addition, the arguments to the methods include references to relevant data objects. For example, just before a monitor puts a transaction object into an analysis port is a good place to sample for functional coverage since the object reflects the activity that just happened on the pins. A callback at this point with an argument referencing the transaction object allows this exact scenario.
- There is no need to invoke callback methods for callbacks that are not extended.
 To avoid a loss of performance, callbacks are not executed by default. To execute callback methods, callback class must be registered with the component using uvm_register_cb macro.

AXI VIP uses callbacks in three main applications:

- · Access for functional coverage
- Access for scoreboarding
- · Insertion of user-defined code

Master Agent Callbacks

In the Master Agent, the callback methods are called by Master Driver and Port Monitor components.

The following callback classes which contain the callback methods are invoked by the Master Agent:

- svt axi master callback
- svt axi port monitor callback

For more information on these classes, see the class reference HTML documentation.

The following is the list of callback methods available from svt_axi_master_callback class:

virtual function void associate_xact_to_barrier_pair
 (svt_axi_master axi_master, svt_axi_master_transaction xact,
 svt axi barrier pair transaction barrier pair xact [\$])

Callback issued by master transactor when barrier transactions are enabled and when 'associate barrier xact' bit is set to 1 in the svt axi master transaction class

virtual function void input_port_cov (svt_axi_master axi_master, svt_axi_transaction xact)

Callback issued to allow the testbench to collect functional coverage information from a transaction received at the input channel which is connected to the generator.

virtual function void post_input_port_get (svt_axi_master axi_master, svt_axi_transaction xact, ref bit drop)

Called after the master transactor gets a transaction from the input TLM port.

virtual function void post_snoop_input_port_get (svt_axi_master axi_master, svt axi master snoop transaction xact, ref bit drop)

Callback issued by master transactor after pulling the snoop response from the snoop response generator

virtual function void pre_address_phase_started (svt_axi_master axi_master, svt axi transaction xact)

Called just before driving the address phase of a transaction.

virtual function void pre_cache_update (svt_axi_master axi_master, svt axi master transaction xact)

Callback issued by master transactor just before updating the data into the cache.

• virtual function void pre_snoop_data_phase_started(svt_axi_master axi_master , svt_axi_master_snoop_transaction xact)

Callback issued just before driving the data phase of a snoop transaction.

• virtual function void <pre_snoop_resp_phase_started (svt_axi_master axi_master, svt axi master snoop transaction xact)</pre>

Callback issued just before driving response to a snoop transaction.

• virtual function void <pre_write_data_phase_started (svt_axi_master axi_master, svt axi transaction xact)</pre>

Called just before driving a data beat of a write transaction

virtual function void snoop_input_port_cov (svt_axi_master axi_master, svt axi master snoop transaction xact)

Callback issued to allow the testbench to collect functional coverage information from a snoop transaction received at the input port of the master transactor, which is connected to the snoop response generator.

- svt axi master callback methods arguments description:
 - axi_master A reference to the svt_axi_master component that is issuing this
 callback. The user's callback implementation can use this to access the public data
 and/or methods of the component.
 - xact A reference to the transaction descriptor object of interest.
 - drop A ref argument, which if set by the user's callback implementation causes the transactor to discard the transaction descriptor without further action.

Slave Agent Callbacks

In the Slave Agent, the callback methods are called by Slave Driver and port monitor components.

The following callback classes which contain the callback methods are invoked by the Slave Agent:

- svt axi slave callback
- svt axi port monitor callback

For more information of these classes, see the class reference HTML documentation.

The following is the list of callback methods available from svt_axi_slave_callback class:

virtual function void input_port_cov (svt_axi_slave axi_slave, svt_axi_transaction xact)

Callback issued to allow the testbench to collect functional coverage information from a transaction received the input channel which is connected to the generator.

 virtual function void post_input_port_get (svt_axi_slave axi_slave, svt_axi_transaction xact, ref bit drop)

Called after the slave transactor gets a slave response transaction from the slave response generator.

virtual function void pre_read_data_phase_started (svt_axi_slave axi_slave , svt axi transaction xact)

Called just before driving the read data phase of a read transaction.

virtual function void pre_write_resp_phase_started (svt_axi_slave axi_slave, svt axi transaction xact)

Called just before driving a write response phase of a write transaction.

- svt_axi_slave_callback method arguments description:
 - axi_slave A reference to the svt_axi_slave component that is issuing this
 callback. The user's callback implementation can use this to access the public data
 and/or methods of the component.
 - xact A reference to the transaction descriptor object of interest.
 - drop A ref argument, which if set by the user's callback implementation causes the transactor to discard the transaction descriptor without further action.

The following is the list of callback methods available from svt axi port monitor callback class:

virtual function void new_snoop_transaction_started (svt_axi_port_monitor axi_monitor , svt_axi_snoop_transaction item)

Called when a new snoop transaction is observed on the port.

virtual function void new_transaction_started (svt_axi_port_monitor axi_monitor , svt_axi_transaction item)

Called when a new transaction is observed on the port.

virtual function void pre_output_port_put (svt_axi_port_monitor axi_monitor , svt_axi_transaction item)

Called before putting a transaction to the analysis port. Extension of this method in the default coverage callback class is used for triggering transaction coverage.

virtual function void pre_response_request_port_put (svt_axi_port_monitor axi monitor , svt axi transaction item)

Called just before the response request transaction is provided by slave port monitor to slave response generator.

virtual function void pre_snoop_output_port_put (svt_axi_port_monitor axi_monitor , svt axi snoop transaction item)

Called before putting a snoop transaction to the analysis port.

- virtual function void pre_tlm_generic_payload_port_put (svt_axi_port_monitor axi_monitor , uvm_tlm_generic_payload xact)
 - Called when a transaction completes and when use_tlm_gp_sequencer is set in the port configuration. The completed AXI transaction is converted to a PV-annotated TLM GP and is made available through this callback.
- virtual function void pre_tlm_generic_payload_snoop_port_put (svt_axi_port_monitor axi monitor , uvm tlm generic payload xact)
 - Called when a snoop transaction completes and when use_tlm_gp_sequencer is set in the port configuration. The completed AXI snoop response is converted to a PV-annotated TLM GP and is made available through this callback.
- virtual function void read_address_phase_ended (svt_axi_port_monitor axi_monitor , svt_axi_transaction item)
 - Called when read address handshake is complete, that is, when ARVALID and ARREADY are asserted. Extension of this method in the default coverage callback class is used for signal coverage of read address channel signals.
- virtual function void read_address_phase_started (svt_axi_port_monitor axi_monitor , svt axi transaction item)

```
Called when ARVALID is asserted.
```

- virtual function void read_data_phase_ended (svt_axi_port_monitor axi_monitor , svt_axi_transaction item)
 - Called when read data handshake is complete, that is, when RVALID and RREADY are asserted. Extension of this method in the default coverage callback class is used for signal coverage of read data channel signals.
- virtual function void read_data_phase_started (svt_axi_port_monitor axi_monitor , svt_axi_transaction item)
 - Called when RVALID is asserted.
- virtual function void snoop_address_phase_ended (svt_axi_port_monitor axi_monitor , svt_axi_snoop_transaction item)
 - Called when snoop address handshake is complete, that is, when ACVALID and ACREADY are asserted.
- virtual function void snoop_address_phase_started (svt_axi_port_monitor axi_monitor , svt_axi_snoop_transaction item)
 - Called when ACVALID is asserted.
- virtual function void snoop_data_phase_ended (svt_axi_port_monitor axi_monitor , svt_axi_snoop_transaction item)

Called when snoop data handshake is complete, that is, when CDVALID and CDREADY are asserted.

virtual function void snoop_data_phase_started (svt_axi_port_monitor axi_monitor , svt axi snoop transaction item)

Called when CDVALID is asserted.

virtual function void snoop_resp_phase_ended (svt_axi_port_monitor axi_monitor , svt axi snoop transaction item)

Called when snoop response handshake is complete, that is, when CRVALID and CRREADY are asserted.

virtual function void snoop_resp_phase_started (svt_axi_port_monitor axi_monitor , svt axi snoop transaction item)

Called when CRVALID is asserted.

virtual function void stream_transfer_ended (svt_axi_port_monitor axi_monitor , svt axi transaction item)

Called when stream handshake is complete, that is, when TVALID and TREADY are asserted.

virtual function void stream_transfer_started (svt_axi_port_monitor axi_monitor , svt axi transaction item)

Called when TVALID is asserted.

 virtual function void transaction_ended (svt_axi_port_monitor axi_monitor , svt_axi_transaction item)

Called when a transaction ends.

virtual function void write_address_phase_ended (svt_axi_port_monitor axi_monitor , svt axi transaction item)

Called when write address handshake is complete, that is, when AWVALID and AWREADY are asserted. Extension of this method in the default coverage callback class is used for signal coverage of write address channel signals.

virtual function void write_address_phase_started (svt_axi_port_monitor axi_monitor , svt_axi_transaction item)

Called when AWVALID is asserted.

virtual function void write_data_phase_ended (svt_axi_port_monitor axi_monitor , svt_axi_transaction item)

Called when write data handshake is complete, that is, when WVALID and WREADY are asserted. Extension of this method in the default coverage callback class is used for signal coverage of write data channel signals.

virtual function void write_data_phase_started (svt_axi_port_monitor axi_monitor , svt_axi_transaction item)

Called when WVALID is asserted.

virtual function void write_resp_phase_ended (svt_axi_port_monitor axi_monitor , svt_axi_transaction item)

Called when write response handshake is complete, that is, when BVALID and BREADY are asserted. Extension of this method in the default coverage callback class is used for signal coverage of write response channel signals.

virtual function void write_resp_phase_started (svt_axi_port_monitor axi_monitor , svt axi transaction item)

Called when BVALID is asserted.

- svt_axi_port_monitor_callback method arguments description:
 - axi_monitor A reference to the svt_axi_port_monitor component that is issuing this
 callback. The user's callback implementation can use this to access the public data
 and/or methods of the component.
 - item A reference to the transaction descriptor object of interest.

Interconnect Env Callbacks

In the Interconnect Env, callback methods are called by the master and slave ports.

The following callback class contains the Interconnect Env callback method:

• svt axi interconnect callback

For more information of these classes, see the class reference HTML documentation.

The following is the list of callback methods available from svt axi interconnect callback class:

 virtual function void post_input_port_get(svt_axi_interconnect axi_interconnect, svt axi ic slave transaction xact)

Callback issued just after receiving a coherent transaction.

 virtual function void post_slave_xact_gen(svt_axi_interconnect axi_interconnect, svt_axi_master_transaction xact)

Callback issued after the interconnect randomizes a transaction to be routed to a slave.

virtual function void pre_output_port_put (svt_axi_interconnect axi_interconnect , svt_axi_ic_slave_transaction xact)

Callback issued after the interconnect receives all responses from snooped ports and before driving coherent response to corresponding port.

- svt axi interconnect callback method arguments description:
 - axi_interconnect A reference to the svt_axi_interconnect component that is issuing
 this callback. The user's callback implementation can use this to access the public
 data and/or methods of the component.
 - xact A reference to the transaction descriptor object of interest.

System Monitor Callbacks

System Monitor provides hooks in the form of callbacks, which can be used to perform such design specific checks. The following callback class contains the System Monitor callback method:

```
svt axi system monitor callback
```

Refer to AXI Class Reference HTML documentation for the specific callback methods of this callback class.

- virtual function void interconnect_generated_dirty_data_write_detected
 (svt_axi_system_monitor system_monitor, svt_axi_system_transaction sys_xact,
 svt_axi_transaction slave_xact)
 - Called after the system monitor detects that a write transaction initiated by the interconnect corresponds to a write of dirty data returned by a snoop transaction.
- virtual function void master_xact_fully_associated_to_slave_xacts
 (svt_axi_system_monitor system_monitor, svt_axi_system_transaction sys_xact)
 - Called after the system monitor correlates all the bytes of a master transaction to corresponding slave transactions.
- virtual function void new_master_transaction_received (svt_axi_system_monitor system monitor , svt axi transaction xact)
 - Called when a new transaction initiated by a master is observed on the port.
- virtual function void new_slave_transaction_received (svt_axi_system_monitor system monitor , svt axi transaction xact)
 - Called when a new transaction initiated by an interconnect to a slave is observed on the port.
- virtual function void new_snoop_transaction_received (svt_axi_system_monitor system monitor , svt axi snoop transaction xact)

Called when a new snoop transaction initiated by an interconnect is observed on the port.

- virtual function void new_system_transaction_started (svt_axi_system_monitor system_monitor , svt_axi_system_transaction sys_xact , svt_axi_transaction xact)
 - Called when a new overlapped transaction initiated by a master is observed on the port.
- virtual function void post_coherent_and_snoop_transaction_association
 (svt_axi_system_monitor system_monitor, svt_axi_transaction coherent_xact,
 svt_axi_snoop_transaction snoop_xacts [\$])
 - Called after the system monitor associates snoop transactions to a coherent transaction.
- virtual function void pre_check_execute (svt_axi_system_monitor system_monitor , svt err check stats check , svt axi transaction xact , ref bit execute check)
 - Called before a check is executed by the system monitor. Currently supported only for data integrity check.
- svt_axi_system_monitor_callback method arguments description:
 - system_monitor A reference to the svt_axi_system_monitor component that is issuing this callback. The user's callback implementation can use this to access the public data and/or methods of the component.
 - sys xact A reference to the system transaction descriptor object of interest.
 - slave_xact A reference to the slave transaction descriptor object which was detected as a dirty data write.
 - xact A reference to the data descriptor object of interest.
 - coherent xact A reference to the coherent data descriptor object of interest.
 - snoop xacts A queue of all associated snoop transactions.
 - check A reference to the check that will be executed
 - execute check A bit that indicates if the check must be performed.

Usage:

Steps to implement callbacks feature in an UVM verification environment.

Create a user-defined callback class that extends from the AXI VIP callback class.
 class axiPortMonitorCallbacks extends svt_axi_port_monitor_callback;

2. Implement the required callback method in this extended class.

```
virtual function void new_transaction_started (svt_axi_port_monitor
axi_monitor, svt_axi_transaction item);
    $display("Inside new_transaction_started Port Monitor Callback");
    item.print();
endfunction
```

3. Declare an instance of the user defined callback class (Example: In your env).

```
class axiEnv extends uvm_env;
  axiPortMonitorCallbacks monitor_cb;
  ..
  endclass
```

Register the callback with the appropriate component in either connect_phase or start of simulation phase.

Example: Usage of AXI port monitor callback to get count of outstanding transactions with AXI SVT VIP slave component

(SolvNetPlus: https://SolvNetPlus.synopsys.com/retrieve/040575.html)

Interfaces and Modports

SystemVerilog models signal connections using interfaces and modports. Interfaces define the set of signals which make up a port connection. Modports define collection of signals for a given port, the direction of the signals, and the clock with respect to which these signals are driven and sampled.

AXI VIP provides the SystemVerilog interface which can be used to connect the VIP to the DUT. A top-level interfacesvt_axi_if is defined. The top-level interface contains an array of Master port sub-interfaces of type svt_axi_master_if, and Slave port sub-interfaces of type svt_axi_slave if.

The top-level interface is contained in the system configuration class. The top-level interface is specified to the system configuration class using method svt axi system configuration::set if.

Alternatively, the interface can also be specified to the AXI System Env component directly through UVM Configuration database. For more details on usage, see AXI Basic example tb_axi_svt_uvm_basic_sys.

If the AXI System Env is used, then it first retrieves the configuration using the config db. It then attempts to retrieve the virtual interface using the config db. If a virtual interface is supplied through the config db, then the AXI System Env will update the configuration with it (a warning will be generated if the configuration object already has a virtual interface reference). The AXI System Env then passes the configuration object down to the master and slave agents. If the virtual interface is not supplied through the config db, then a fatal error is generated if the virtual interface is not valid in the configuration.

Otherwise the virtual interface in configuration is used without modification. When the System Env has a configuration object with a valid virtual interface, then all the sub-objects receive the interface from the configuration object.

If the Master or Slave Agent is used as standalone, then the process is the same. These classes will continue to receive the configuration object using the config db. In addition, they will retrieve the virtual interface from the config db and perform the same checks done in the AXI System Env to ensure that a valid configuration object is created that contains a virtual interface reference.

For more information on AXI Interface, see the <code>\$DESIGNWARE_HOME/vip/svt/amba_svt/latest/doc/class ref/axi svt uvm class reference/html/interfaces.html</code>

Modports

The port interface $svt_axi_master_if$ contains following modports which you should use to connect VIP to the DUT:

• svt axi slave modport

This modport is used to connect master VIP component to slave DUT port.

· svt axi debug modport

This modport can be used by you to access the debug port signals. For information on debug port, see the "Using Debug Port".

The port interface svt_axi_slave_if contains the following modports which you should use to connect VIP to the DUT:

• svt axi master modport

This modport is used to connect slave VIP component to master DUT port.

• svt axi debug modport

This modport can be used by you to access the debug port signals. See "Using Debug Port" for details on debug port.

Clocking Modes

The interface works in the following two clocking modes:

- Common clock mode
- Multiple clock mode

The clock mode can be selected using configuration parameter,

svt_axi_system_configuration::common_clock_mode. When set to one, the signal common_aclk in the top interface will be used to drive clock of all port sub-interfaces. In this case, the system clock in the environment will need to be connected to common_aclk signal in the top interface.

When this configuration parameter is set to 0, the aclk signal of each port sub-interface would need to be connected to appropriate clock in the environment.

Common Clock Mode

In this mode,

- All port sub-interfaces will operate on a single common clock.
- You need to connect system clock to the common aclk signal in the top interface.
- Top-level interface will pass the common clock signal down to all port sub-interfaces.

Multiple Clock Mode

In this mode, each port interface would operate on a separate port interface clock. In this case, aclk signal in the port interface needs to be connected to the appropriate clock in the environment.

Bind Interfaces

AXI VIP also supports bind interfaces for master & slave. Bind interface is an interface which contains directional signals for AXI. You can connect DUT signals to these directional signals. Bind interfaces provided with VIP are svt_axi_master_bind_if and svt_axi_slave_bind_if. To use bind interface, you must instantiate the non-bind interface, and then connect the bind interface to the non-bind interface. VIP provides

master and slave connector modules to connect the VIP bind interface to the VIP non-bind interface. You must instantiate a connector module corresponding to each instance of VIP master and slave, and pass the bind interface and non-bind interface instance to this connector module.

For more information on the usage of bind interface, see the AXI intermediate example.

Parameterized Interfaces

AXI VIP supports parameterized interfaces <code>svt_axi_master_param_if</code> and <code>svt_axi_slave_param_if</code>. These interfaces are parameterized for signal widths. The default value of all the parameters are same as the system constants defined in <code>svt_axi_port_defines.svi</code>(see <code>Dverriding System Constants</code>). These interface parameters can be changed to match the DUT signal widths. The parameter value should be less than or equal to the system constant defined in <code>svt_axi_port_defines.svi</code> or <code>svt_axi_user_defines.svi</code>.

To use parameterized interface, the user still needs to instantiate the top-level interface svt_axi_if. The svt_axi_master_param_if interface should be used for connecting AXI Master VIP component to the DUT and svt_axi_slave_param_if interface should be used to connect AXI Slave VIP component to the DUT.

For usage of parameterized interface, see the tb_axi_svt_uvm_basic_param_if_sys example. The README file in the example describes the usage.

Transaction Status Tracking Methods and Events

Transaction status tracking methods provides information on the status of the data transfer at the interface. Different methods and events that you can make use of are as follows:

- Transaction Class Status Attributes
- Transaction Class Methods
- Events

Transaction Class Status Attributes

Transaction class status attributes indicate status of transactions based on valid and ready signals of the axi interface. The status attributes are addr_status, data_status, and write_resp_status for address phase, data phase, and write response phase respectively. The status indicator strings are INITIAL, ACTIVE, ACCEPT, PARTIAL _ACCEPT and ABORTED. HTML Class reference document provides detailed description on status strings and transaction status flow.

You can track the transaction flow through transaction object by referring these status indicator strings. This is helpful for transaction tracking in the log file.

INITIAL

Status is considered as INITIAL when valid and ready are both LOW on the channel

Example: Read addr status at INITIAL state is shown as follows:




The status indicates that master has not driven an address at the interface

ACTIVE

The Status is considered as ACTIVE when valid signal is HIGH with ready signal at LOW. If the VIP agent is driving a transaction, (that is, Active VIP Agents) the status will be set to ACTIVE when it asserts valid signal whereas if the VIP Agent is monitoring the transfer, (for example, Passive VIP Agents) the status will be set to ACTIVE at the event of sampling valid signal.

Example: Read addr status status changing to ACTIVE is illustrated as follows:




The status indicates that master has driven an address and is not yet accepted by the slave

ACCEPT

Status is considered as ACCEPT when the channel handshake is complete, that is when both ready and valid are both HIGH.


Example: Read addr status changing to ACCEPT is shown as follows:



The status indicates that the slave has accepted the address with awvalid-awready handshake

PARTIAL_ACCEPT

PARTIAL_ACCEPT status is applicable on read/write data channels incase of multi-beat or burst transfer. In case of multi-beat transfer, the transfer is complete only when the last beat data is transferred. Status is considered as PARTIAL_ACCEPT when a beat is completed with hand shake but the last beat data is not transferred. For example, In case of an INCR4 write, for beat 1-3, when wvalid and wready are both HIGH then the status is PARTIAL_ACCEPT. The figure shows write data status as PARTIAL_ACCEPT.



wlast at LOW indicate that the write data beats are not complete.

ABORTED

The status is considered as ABORTED when a transfer is canceled. This happens in case of a mid-simulation reset.

Transaction Class Methods

- get begin time(): This method gives starting time of a transaction.
- get end time(): This method gives end time of a transaction.
- wait_for_transaction_end(): This method waits for the transaction to end. In case of read transfer, the transaction ends when read response is complete with read response handshake.

Similarly, for write, the transaction ends when the write response handshake is complete.

Events

VIP components issue transaction begin_event and end_event. These events are provided by the uvm library and they denote the start of transaction and end of transaction. These events are issued by the Master and Slave components as described below, in both active and passive mode.

- begin_event: For WRITE transactions, begin_event is issued on the rising clock edge
 when awvalid (for address before data) or wvalid (for data before address) is high. For
 READ transactions, begin_event is issued on the rising clock edge when arvalid is
 high.
- end_event: For WRITE transactions, the end_event is issued on the rising clock edge
 when bvalid and bready both are high. For READ transactions, the end_event is issued
 on the rising clock edge when rvalid, rlast and rready are high.

Overriding System Constants

The VIP uses include files to define system constants that, in some cases, you may override so the VIP matches your expectations. For example, you can override the maximum delay values. You can also adjust the default simulation footprint, like maximum address width.

The system constants for the VIP are specified (or referenced) in the following files (the first three files reside at <code>SDESIGNWARE_HOME/vip/svt/amba_svt/latest/sverilog/include</code>):

svt axi defines.svi

Top-level include file. It allows for the inclusion of the common define symbols and the port define symbols in a single file. Also, it contains a `include to read user overrides if the `SVT AXI INCLUDE USER DEFINES symbol is defined.

· svt axi common defines.svi

This file defines common constants used by the AXI VIP components. You can override only the <code>User Definable</code> constants, which are declared in <code>ifndef</code> statements, such as the following:

```
`ifndef SVT_AXI_MAX_ADDR_VALID_DELAY `define SVT_AXI_MAX_ADDR_VALID_DELAY 16 `endif
```

• svt_axi_port_defines.svi

This file contains the constants that set the default maximum footprint of the environment. These values determine the wire bit widths in the 'wire frame'-- they

do not (necessarily) define the actual bit widths used by the components, which is determined by the configuration classes.

• svt axi user defines.svi

This file contains override values that you define. This file can reside anywhere-specify its location on the simulator command line.

To override the SVT_AXI_MAX_ID_WIDTH constant from the svt_axi_port_defines.svi file.

Redefine the corresponding symbol in the svt_axi_user_defines.svi file. For example:

```
`define SVT AXI MAX ID WIDTH 12
```

- In the simulator compile command,
 - Ensure that the directory containing svt_axi_user_defines.svi is provided to the simulator
 - Provide SVT_AXI_INCLUDE_USER_DEFINES on the simulator command line as follows:

```
+define+SVT AXI INCLUDE USER DEFINES
```

Note the following restrictions when overriding the default maximum footprint:

- Do not use a value of 0 for a MAX * WDTH value. The value must be >= 1
- The maximum footprint set at compile time must work for the full design. If you are using multiple instances of AXI VIP, only one maximum footprint can be set and must therefore satisfy the largest requirement.
- The value of less than 32 is not supported for SVT_AXI_MAX_ADDR_WIDTH.

 SVT_AXI_MAX_ADDR_WIDTH only defines the footprint of address port. The actual used address with is defined by svt_axi_port_configuration::addr_width, which can still be configured to less than 32.

Support for TLM Generic Payload

The AXI VIP supports TLM Generic Payload feature where the user can develop sequences based on the uvm_tlm_generic_payload transaction type. The AXI VIP then maps these Generic Payload sequences into AXI specific sequences.

Note:

This feature is supported for UVM flow only, for interface types AXI3 and AXI4. Also, TLM Generic Payload feature does not yet map TLM Generic Payload transactions to AXI transactions with burst length greater than 16.

Generating TLM Generic Payload Stimulus

By default, AXI stimulus is generated using svt_axi_master_transaction sequence items in the AXI master agent sequencer. The bus-agnostic stimulus can be generated using uvm tlm generic payload sequence items.

You can enable this functionality by setting the svt_axi_port_configuration::use_tlm_generic_payload to '1' for the corresponding AXI master before that master's build phase is executed.

Enabling this functionality causes the instantiation of svt axi tlm generic payload sequencer in the

svt_axi_master_agent::tlm_generic_payload_sequencer property and the execution of a layering sequence on the AXI transaction sequencer. The layering sequence pulls generated TLM generic payload sequence items from the generic payload sequencer, maps them to one or more AXI master transactions, and executes them on the driver. The layering sequence executes with a normal priority. It is still possible to execute normal AXI transaction sequencer, in parallel with the TLM generic payload layering sequence.

The response from the execution of the generic payload item is annotated in the generic payload sequence item itelf. It is valid only when the completed generic payload sequence item is returned by the uvm_sequence::get_response() method.

```
class my_gp_seq extends uvm_sequence#(uvm_tlm_generic_payload);
...
task body();
   `uvm_create(req);
   req.set_command(UVM_TLM_READ_COMMAND);
   req.set_address('h123456789);
   req.set_length(64);
   `uvm_send(req);
   get_response(rsp);
```

The TLM generic payload sequence items are mapped into one or more AXI transactions that implement the semantics of the Generic Payload transaction, as defined by the TLM 2.0 standard. It is not possible to generate all possible AXI master transactions from generic payload stimulus.

Note:

For demonstration of the usage, see the ts.tlm_generic_payload_test.sv test present in the tb_axi_svt_uvm_intermediate_sys_example.

By default, generic payload WRITE and READ commands are mapped to WRITENOSNP and READNOSNP AXI transactions respectively, with a maximum 16-beat INCR burst and individual transfer size matching the configured port size. In case different AXI transactions are required, the generic payload sequence item must be annotated with an instance of the svt amba pv extension generic payload AMBA PV (Programmer's View) extension.

```
class my_gp_seq extends uvm_sequence#(uvm_tlm_generic_payload);
...
task body();
    svt_amba_pv_extension    pv;

    `uvm_create(req);
    pv = new("pv");
    req.set_extension(pv);
    ...
    pv.set_size(1);
    pv.set_length(64);
    pv.set_burst(svt_axi_transaction::WRAP);

    `uvm_send(gp);
    endtask
endclass
```

The various attributes of the AMBA PV extension can be set to specify the characteristics of the AXI transaction(s) used to implement the annotated generic payload transaction. Should the annotation be present, it will be further annotated with the relevant response from the execution of the AXI transactions. The relevant response will be annotated within the member svt_amba_pv_extension::m_response of svt_amba_pv_response type.

Note:

For details of svt_amba_pv_extension, see AXI UVM Class Reference HTML. See ts.amba_pv_test.sv test present in tb_axi_svt_uvm_intermediate_sys example for demonstration of the usage.

Connecting a TLM 2.0 Master

By default, TLM generic payload stimulus is generated using SystemVerilog sequences in the AXI master agent generic payload sequencer. If the TLM generic payload transactions are created by an ARM FastModel or a TLM Master model written in SystemC/SystemVerilog, it is possible to connect the AXI master agent to a TLM master. AXI Master agent component in the AMBA VIP provides required sockets for connecting to the TLM master.

Should the TLM Master be implemented in SystemC, you will need to connect the socket on the Master to the socket on the VIP using UVMConnect or VCS/TLI and convert the AMBA PV SystemC transactions to equivalent AMBA PV SystemVerilog transactions.

You can enable this functionality by setting the svt_axi_port_configuration::use_pv_socket to '1' for the corresponding AXI master before that master's build_phase is executed.

Enabling this functionality implies the enabling of TLM generic payload stimulus (see Section Generating TLW Generic Payload Stimulus).

Enabling this functionality causes the instantiation of an uvm_tlm_b_target_socket interface in the svt_axi_master_agent::b_fwd property and an uvm_tlm_b_initiator_socket interface in the svt_axi_master_agent::b_snoop property. Furthermore, the default run_phase sequence for the ACE snoop response sequencer is replaced with a reactive sequence which forwards all ACE snoop transaction requests (translated to equivalent uvm_tlm_generic_payload transactions annotated with a svt_amba_pv_extension) to the backward svt_axi_master_agent::b_snoop interface to be fulfilled by the coherent TLM master. The coherent TLM master must provide the snoop response by providing the relevant cache line content in the data member of the uvm_tlm_generic_payload and status information in the relevant fields of the attached svt_amba_pv_extension.

In case the TLM master is not coherent, the AXI master agent can be re-configured to handle ACE snoop requests natively using its local cache model. The following is an example code snippet that can be used for this purpose:

For demonstration of the usage for AXI3/4, see the <code>ts.amba_pv_test.sv</code> test within the <code>tb_axi_svt_uvm_intermediate_sys</code> example . For demonstration of the usage for ACE, see <code>tb_axi_svt_uvm_ace_sys</code> example.

Connecting a TLM 2.0 Slave

As Reactive agent, the sequence <code>svt_axi_slave_tlm_response_sequence</code> in AXI Slave agent sequencer translates slave transactions into corresponding AMBA-PV extended TLM Generic Payload Transactions. This is applicable for TLM generic payload transactions created by an ARM.

FastModel or a TLM Slave model written in SystemC or SystemVerilog, connects the AXI Slave agent to a TLM Slave. The AMBA VIP provides the sockets required for connecting to the TLM slave in the AXI Slave agent component.

When the TLM Slave is implemented in SystemC, you will need to connect the socket on the Slave to the socket on the VIP using UVM Connect or VCS/TLI and convert AMBA PV SystemVerilog transactions to AMBA PV SystemC transactions.

Note:

Support for TLM GP in the AXI slave is through sockets. Therefore, the configuration attribute svt_axi_port_configuration::use_pv_socket must be set to '1' to enable TLM GP at the slave for the corresponding AXI Slave before that slave's build phase is executed.

```
function void my_env::build_phase(uvm_phase phase);
super.build_phase(phase);
cfg.slave_cfg[1].use_pv_socket = 1;
uvm_config_db#(svt_axi_system_configuration)::set(this,"axi_env","cfg",
    cfg);
axi_env = axi_system_env::type_id::create("axi_env", this);
Endfunction
```

Enabling this functionality causes the instantiation of an

uvm_tlm_b_initiator_socketinterface in the svt_axi_slave_agent::resp_socket
property.

For demonstration of the usage of AXI3 or AXI4, see ts.amba_pv_test.sv test within the tb axi svt uvm intermediate sysexample.

Functional Coverage

The AXI VIP provides various levels of coverage support. This section describes those levels of support.

Default Coverage

The following sections describe the default coverage provided with AXI VIP. For more details on actual cover groups, see the AXI VIP Class Reference HTML document.

Toggle Coverage

Toggle coverage is a signal level coverage. Toggle coverage provides baseline information that a system is connected properly, and that higher level coverage or compliance failures are not simply the result of connectivity issues.

Toggle coverage answers the question: Did a bit change from a value of 0 to 1 and back from 1 to 0? This type of coverage does not indicate that every value of a multi-bit vector was seen but measures that all the individual bits of a multi-bit vector did toggle.

State Coverage

State coverage is a signal level coverage. State coverage applies to signals that are a minimum of two bits wide. In most cases, the states (also commonly referred to as coverage bins) can be easily identified as all possible combinations of the signal. For example, for the RRESP[1:0] signal, the states would be 00 (OKAY), 01 (EXOKAY), 10 (SLVERR) and 11 (DECERR). If the state space is too large, an intelligent classification of the states must be made.

In the case of the AWADDR signal, for example, coverage bins would be one bin to cover the lower address range, one bin to cover the upper address range and one bin to cover all other intermediary addresses.

Delay Coverage

Delay coverage is coverage on various delays between valid and ready signals. The following valid to ready delays are covered:

- Write Address handshake delay
- Read Address handshake delay
- Write Data handshake delay
- Read Data handshake delay
- Write Response handshake delay

Transaction Cross Coverage

Cross coverage specifies interesting cross coverage across AXI signals. This table shows the cross coverage points.

Table 3 AXI3/4 Transaction Cross Coverage Matrix

awb ur st/a wbu rst	awl en/a rlen	awa d dr/a ra ddr	id/a	awsi ze/a rs ize	ws trb	awl o ck/a rl ock	awc ac he/a wca che	awp rot/a rp rot	bre sp/r r esp	awq os/a r qos	Cross Description
X	X										Cross all transaction types with certain ranges of lengths like SINGLE and BURSTSCovergroup names: trans_cross_axi_arburst_arlentrans_cross_axi_awburst_awlen
X	X	х									Cross all transaction types with all targetsCovergroup names:trans_cross_axi_arburst_a rlen_araddrtrans_cross_axi_awbu rst_awlen_awaddr
X	X								Х		Cross all transaction types with all transaction responsesCovergroup names:trans_cross_axi_arburst_a rlen_rresptrans_cross_axi_awburs t_awlen_bresp
X	X			X							Cross all transaction types with all transaction sizesCovergroup names:trans_cross_axi_arburst_a rlen_arsizetrans_cross_axi_awburst_awlen_awsize
X	X					X					Cross all transaction types with all transaction access typesCovergroup names:trans_cross_axi_arburst_a rlen_arlocktrans_cross_axi_awbur st_awlen_awlock
X	X	X		X							Cross all transaction types with all targets with all sizes to cover aligned and unaligned transactionsCovergroup names:trans_cross_axi_arburst_a rlen_araddr_arsizetrans_cross_ax i_awburst_awlen_awaddr_awsize
Х	Х						X				Cross all transaction types with all cache typesCovergroup names:trans_cross_axi_arburst_a rlen_arcachetrans_cross_axi_awb urst_awlen_awcache

Table 3	AXI3/4 Transaction	Cross Coverage	Matrix	(Continued)
i abic o	///IO/T ITAIISACIIOII	Cross Coverage	IVIGUIA	(Continuaca)

awb ur st/a wbu rst	awl en/a rlen	awa d dr/a ra ddr	id/a	awsi ze/a rs ize	ws trb	awl o ck/a rl ock	awc ac he/a wca che	awp rot/a rp rot	awq os/a r qos	Cross Description
X	X							Х		Cross all transaction types with all protection typesCovergroup names:trans_cross_axi_arburst_a rlen_arprottrans_cross_axi_awbur st_awlen_awprot
Х									Х	Cross all transaction types with all QOS valuesCovergroup names:trans_cross_axi_arburst_a rqostrans_cross_axi_awburst_aw qos

Coverage Callback Classes

Coverage Data Callback

This callback class defines default data and event information that are used to implement the coverage groups. The naming convention uses "def_cov_data" in the class names for easy identification of these classes. This class also includes implementations of the coverage methods that respond to the coverage requests by setting the coverage data and triggering the coverage events. This implementation does not include any coverage groups. The def_cov_data callbacks classes are extended from agent callback class.

Based on above, the coverage data callback class name is svt_axi_def_cov_data_callbacks.

The following callback methods are implemented for triggering coverage events:

- pre output port put
- · write address phase ended
- · read address phase ended
- · write data phase ended
- · read data phase ended
- · write_resp_phase_ended

Coverage Callback

This class is extended from the coverage data callback class. The naming convention uses "def_cov" in the class names for easy identification of these classes. It includes default cover groups based on the data and events defined in the data class.

The coverage callback class implementing default cover groups is called svt axi port monitor def cov callback.

Enabling Default Coverage

The default functional coverage can be enabled by setting the following attributes in the port configuration class svt_axi_port_configuration to '1'. To disable coverage, set the attributes to '0'. The attributes are:

- toggle_coverage_enable
- state_coverage_enable
- · transaction coverage enable

By default, the coverage is disabled.

Coverage Shaping and Control

The handle to the port configuration class svt_axi_port_configuration is provided to the class svt_axi_port_monitor_def_cov_callback, which implements the default cover groups. Based on the port configuration, the coverage bins are shaped. The unwanted bins are ignored. For example, all the burst size bins greater than svt axi port configuration::data width are ignored.

In addition, you also have the ability to disable coverage at cover group level. Class svt_axi_port_configuration provides members svt_axi_port_configuration::<cover_group_name>_enable, to enable/disable cover groups. By default, the value to these members is 1. For example, to disable cover group trans_cross_axi_awburst_awlen, member svt_axi_port_configuration:: trans cross axi awburst awlen enable should be set to 0.

Protocol Checks

The protocol checks can be enabled by setting the configuration attribute protocol_checks_enable in class svt_axi_port_configuration to '1'. To disable the checks, set the attribute to '0'. By default, the protocol checks are enabled.

Comprehensive List of Protocol Checks

Important AXI3/4 protocol checks are described in the following sections. For a comprehensive list of all protocol checks for AXI3/4 protocol, see the class svt_axi_checker in AXI VIP Class Reference HTML documentation.

Table 4 Write Address Channel Checks

Protocol check	Check condition
signal_valid_awid_when_awvalid_high_check	AWID is not X or Z when AWVALID is high
signal_valid_awaddr_when_awvalid_high_check	AWADDR is not X or Z when AWVALID is high
signal_valid_awlen_when_awvalid_high_check	AWLEN is not X or Z when AWVALID is high
signal_valid_awsize_when_awvalid_high_check	AWSIZE is not X or Z when AWVALID is high
signal_valid_awburst_when_awvalid_high_check	AWBURST is not X or Z when AWVALID is high
signal_valid_awlock_when_awvalid_high_check	AWLOCK is not X or Z when AWVALID is high
signal_valid_awcache_when_awvalid_high_check	AWCACHE is not X or Z when AWVALID is high
signal_valid_awprot_when_awvalid_high_check	AWPROT is not X or Z when AWVALID is high
signal_valid_awready_when_awvalid_high_check	AWREADY is not X or Z when AWVALID is high
signal_stable_awid_when_awvalid_high_check	AWID is stable when AWVALID is high
signal_stable_awaddr_when_awvalid_high_check	AWADDR is stable when AWVALID is high
signal_stable_awlen_when_awvalid_high_check	AWLEN is stable when AWVALID is high
signal_stable_awsize_when_awvalid_high_check	AWSIZE is stable when AWVALID is high
signal_stable_awburst_when_awvalid_high_check	AWBURST is stable when AWVALID is high
signal_stable_awlock_when_awvalid_high_check	AWLOCK is stable when AWVALID is high
signal_stable_awcache_when_awvalid_high_check	AWCACHE is stable when AWVALID is high
signal_stable_awprot_when_awvalid_high_check	AWPROT is stable when AWVALID is high

Table 4 Write Address Channel Checks (Continued)

Protocol check	Check condition
signal_valid_awvalid_check	AWVALID is not X or Z
awvalid_interrupted_check	AWVALID was interrupted before awready got asserted
awburst_reserved_val_check	The value of awburst=2'b11 when awvalid is high
awvalid_awcache_active_check	The value of awcache[3:2]=2'b00 when awvalid is high and awcache[1] is also low
awsize_data_width_active_check	size of write transfer exceeds the width of the data bus
awaddr_wrap_aligned_active_check	write burst of WRAP type has an aligned address
awlen_wrap_active_check	write burst of WRAP type has a valid length
awaddr_4k_boundary_cross_active_check	write burst cross a 4KB boundary

Table 5 Write Data Channel Checks

Protocol check	Check condition
signal_valid_wid_when_wvalid_high_check	WID is not X or Z when WVALID is high
signal_valid_wdata_when_wvalid_high_check	WDATA is not X or Z when WVALID is high
signal_valid_wstrb_when_wvalid_high_check	WSTRB is not X or Z when WVALID is high
signal_valid_wlast_when_wvalid_high_check	WLAST is not X or Z when WVALID is high
signal_valid_wready_when_wvalid_high_check	WREADY is not X or Z when WVALID is high
signal_stable_wid_when_wvalid_high_check	WID is stable when WVALID is high
signal_stable_wdata_when_wvalid_high_check	WDATA is stable when WVALID is high
signal_stable_wstrb_when_wvalid_high_check	WSTRB is stable when WVALID is high
signal_stable_wlast_when_wvalid_high_check	WLAST is stable when WVALID is high
signal_valid_wvalid_check	WVALID is not X or Z

Table 5 Write Data Channel Checks (Continued)

Protocol check	Check condition
wvalid_interrupted_check	WVALID was interrupted before WREADY got asserted
wdata_awlen_match_for_corresponding_awaddr_c heck	The number of write data items matches AWLEN for the corresponding address

Table 6 Write Response Channel Checks

Protocol check	Check condition	
signal_valid_bid_when_bvalid_high_check	BID is not X or Z when BVALID is high	
signal_valid_bresp_when_bvalid_high_check	BRESP is not X or Z when BVALID is high	
signal_valid_bready_when_bvalid_high_check	BREADY is not X or Z when BVALID is high	
signal_stable_bid_when_bvalid_high_check	BID is stable when BVALID is high	
signal_stable_bresp_when_bvalid_high_check	BRESP is stable when BVALID is high	
signal_valid_bvalid_check	BVALID is not X or Z	
write_resp_follows_last_write_xfer_check	A transaction with corresponding ID whose data phase is complete, when a write response is sampled	
wlast_asserted_for_last_write_data_beat	WLAST is asserted for the last beat of write data	
bvalid_interrupted_check	bvalid was interrupted before bready got asserted	
write_resp_after_last_wdata_check	The slave must only give a write response after the last write data item is transferred	
write_resp_after_write_addr_check	A slave must not give a write response before the write address	

Table 7 Read Address Channel Checks

Protocol check	Check condition	
signal_valid_arid_when_arvalid_high_check	ARID is not X or Z when ARVALID is high	
signal_valid_araddr_when_arvalid_high_check	ARADDR is not X or Z when ARVALID is high	
signal_valid_arlen_when_arvalid_high_check	ARLEN is not X or Z when ARVALID is high	
signal_valid_arsize_when_arvalid_high_check	ARSIZE is not X or Z when ARVALID is high	
signal_valid_arburst_when_arvalid_high_check	ARBURST is not X or Z when ARVALID is high	
signal_valid_arlock_when_arvalid_high_check	ARLOCK is not X or Z when ARVALID is high	
signal_valid_arcache_when_arvalid_high_check	ARCACHE is not X or Z when ARVALID is high	
signal_valid_arprot_when_arvalid_high_check	ARPROT is not X or Z when ARVALID is high	
signal_valid_arready_when_arvalid_high_check	ARREADY is not X or Z when ARVALID is high	
signal_stable_arid_when_arvalid_high_check	ARID is stable when ARVALID is high	
signal_stable_araddr_when_arvalid_high_check ARADDR is stable when AR		
signal_stable_arlen_when_arvalid_high_check	ARLEN is stable when ARVALID is high	
signal_stable_arsize_when_arvalid_high_check	ARSIZE is stable when ARVALID is high	
signal_stable_arburst_when_arvalid_high_check	ARBURST is stable when ARVALID is high	
signal_stable_arlock_when_arvalid_high_check	ARLOCK is stable when ARVALID is high	
signal_stable_arcache_when_arvalid_high_check	ARCACHE is stable when ARVALID is high	
signal_stable_arprot_when_arvalid_high_check	ARPROT is stable when ARVALID is high	
signal_valid_arvalid_check	ARVALID is not X or Z	

Table 7 Read Address Channel Checks (Continued)

Protocol check	Check condition
arvalid_interrupted_check	ARVALID was interrupted before arready got asserted
arburst_reserved_val_check	The value of ARBURST=2'b11 when arvalid is high
arvalid_arcache_active_check	The value of ARCACHE[3:2]=2'b00 when arvalid is high and ARCACHE[1] is also low
arsize_data_width_active_check	Size of read transfer exceeds the width of the data bus
araddr_wrap_aligned_active_check	Read burst of WRAP type has an aligned address
arlen_wrap_active_check	Read burst of WRAP type has a valid length
araddr_4k_boundary_cross_active_check	Read burst cross a 4KB boundary

Table 8 Read Data Channel Checks

Protocol check Check condition		
signal_valid_rid_when_rvalid_high_check	RID is not X or Z when RVALID is high	
signal_valid_rdata_when_rvalid_high_check	RDATA is not X or Z when RVALID is high	
signal_valid_rresp_when_rvalid_high_check	RRESP is not X or Z when RVALID is high	
signal_valid_rlast_when_rvalid_high_check	RLAST is not X or Z when RVALID is high	
signal_valid_rready_when_rvalid_high_check	RREADY is not X or Z when RVALID is high	
signal_stable_rid_when_rvalid_high_check	RID is stable when RVALID is high	
signal_stable_rdata_when_rvalid_high_check RDATA is stable when RVALID		
signal_stable_rresp_when_rvalid_high_check	RRESP is stable when RVALID is high	
signal_stable_rlast_when_rvalid_high_check	RLAST is stable when RVALID is high	

Table 8 Read Data Channel Checks (Continued)

Protocol check	Check condition	
read_data_follows_addr_check	Sample read data has associated address	
signal_valid_rvalid_check	RVALID is not X or Z	
rvalid_interrupted_check	RVALID was interrupted before rready got asserted	
rdata_arlen_match_for_corresponding_araddr_check	The number of read data items matches ARLEN for the corresponding address	

AXI4 Protocol Checks

Table 9 Write Address Channel Checks

Protocol check	Check condition
signal_valid_awqos_when_awvalid_high_check	AWQOS is not X or Z when AWVALID is high
signal_valid_awregion_when_awvalid_high_check	AWREGION is not X or Z when AWVALID is high
signal_valid_awuser_when_awvalid_high_check	AWUSER is not X or Z when AWVALID is high
signal_stable_awqos_when_awvalid_high_check	AWQOS is stable when AWVALID is high
signal_stable_awregion_when_awvalid_high_check	AWREGION is stable when AWVALID is high
signal_stable_awuser_when_awvalid_high_check	AWUSER is stable when AWVALID is high

Table 10 Write Data Channel Checks

Protocol check	Check condition
signal_valid_wuser_when_wvalid_high_check	WUSER is not X or Z when WVALID is high
signal_stable_wuser_when_wvalid_high_check	WUSER is stable when WVALID is high

Table 11 Write Response Channel Checks

Protocol check	Check condition
signal_valid_buser_when_bvalid_high_check	BUSER is not X or Z when BVALID is high
signal_stable_buser_when_bvalid_high_check	BUSER is stable when BVALID is high

Table 12 Read Address Channel Checks

Protocol check	Check condition	
signal_valid_arqos_when_arvalid_high_check	ARQOS is not X or Z when ARVALID is high	
signal_valid_arregion_when_arvalid_high_check	ARREGION is not X or Z when ARVALID is high	
signal_valid_aruser_when_arvalid_high_check	ARUSER is not X or Z when ARVALID is high	
signal_stable_arqos_when_arvalid_high_check	ARQOS is stable when ARVALID is high	
signal_stable_arregion_when_arvalid_high_check	ARREGION is stable when ARVALID is high	
signal_stable_aruser_when_arvalid_high_check	ARUSER is stable when ARVALID is high	

Table 13 Read Data Channel Checks

Protocol check	Check condition
signal_valid_ruser_when_rvalid_high_check	RUSER is not X or Z when RVALID is high
signal_stable_ruser_when_rvalid_high_check	RUSER is stable when RVALID is high

Reset Functionality

The AXI VIP samples the assertion of reset signal asynchronously, and de-assertion of reset signal asynchronously. When reset is de-asserted, VIP detects it with or without clock being present. However, it starts driving or sampling signals from the first clock edge received after the reset is de-asserted.

The AXI port configuration attribute svt_axi_port_configuration::reset_type controls the behavior of AXI VIP during the reset.

Behavior when svt_axi_port_configuration::reset_type = EXCLUDE_UNSTARTED_XACT (default value)

When reset signal is asserted, all the transactions in the master and slave agents whose address, data, response phases that are in progress are ABORTED. All the aborted transactions are provided from the analysis port <code>item_observed_port</code> of the master and slave agents. The <code>addr_status</code>, <code>data_status</code>, and <code>write_resp_status</code> fields of these transactions reflect the value as <code>ABORTED</code>. The transactions which are not yet started by the master agent are resumed after the reset signal of master agent is de-asserted. For <code>READ</code> or <code>WRITE</code> transactions whose address phase is complete, and the data or response phase is in progress, the transaction <code>ENDED</code> notification is issued on the rising edge of the clock during reset signal assertion.

Behavior when svt_axi_port_configuration::reset_type reset_type = RESET_ALL_XACT

When reset signal is asserted, all the transactions in master and slave agents are ABORTED. For the master agent, this includes the transactions whose address, data, response phases are in progress, and also the transactions that are not yet started by the master agent (present in the active queue). All the aborted transactions are provided from the analysis port <code>item_observed_portof</code> the master and slave agents. The <code>addr_status</code>, <code>data_status</code>, and <code>write_resp_status</code> fields of these transactions reflect the value as <code>ABORTED</code>. For <code>READ</code> or <code>WRITE</code> transactions whose address phase is complete, and the data or response phase is in progress, transaction ENDED notification is issued on the rising edge of the clock during reset signal assertion.

Support for ACE Protocol in AXI Master Agent

The AXI VIP supports the ARM ACE protocol specification. This support is provided in the axi_master_agent_svt component. The axi_master_agent_svt component contains a snoop response generator, which responds back to the snoop transactions. It also contains a cache model.

The axi master agent svt component supports the following:

- Generating coherent transactions.
- Responding to snoop transactions.
- Allocating data and updating state of the cache model, based on generated coherent transactions and received snoop transactions.
- · Back door access to the cache in the master.

Support for Coherent Transactions

When the svt_axi_port_configuration::axi_interface_type is AXI_ACE, all transactions are of type COHERENT, that is, svt_axi_transaction::xact_type is COHERENT. You will set the different types of coherent transactions in svt_axi_transaction::coherent_xact_type.

The following section describes the behavior of the AXI master VIP for each of the coherent transaction types. See ACE protocol specification for a list of start states and expected end states for each of the transaction types. State transitions of the cache model conform to those specified in the ACE protocol specification.

ReadNoSnoop

Before transmission:

A ReadNoSnoop transaction is always sent out on the bus.

After read response completion and before RACK transmission:

No allocation is made.

ReadOnce

Before Transmission:

A ReadOnce transaction is always sent out on the bus.

After read response completion and before RACK transmission:

No Allocation is made.

ReadClean/ReadShared/ReadNotSharedDirty

Before Transmission:

If cache line state is anything other than Invalid, the transaction is not sent out on the bus. Instead, the data in cache is returned in member svt_axi_transaction::data[]. Otherwise, the transaction is transmitted on the bus.

After read response completion and before RACK transmission:

Cache allocation is made based on the data available in svt axi transaction::data[].

ReadUnique

Such a transaction is normally used when a master wants to do a partial write and it does not have a copy of the line. So it gets a unique copy and then stores into the line.

Before transmission:

If cache line state is anything other than Invalid, the transaction is not sent out on the bus. Instead, the data in cache is returned in member svt_axi_transaction::data[]. Otherwise, the transaction is sent out on the bus.

After read response completion and before RACK transmission:

If svt_axi_transaction::allocate_in_cache is set, cache is allocated. The data to be allocated must be set in member svt_axi_transaction::cache_write_data. The value of member svt_axi_transaction::cache_write_data[] can be programmed upfront, or can also be updated in the pre_cache_update callback. If the svt_axi_transaction::allocate_in_cache bit is not set, the data available in the svt_axi_transaction::data[] field is stored in the cache.

CleanUnique

This transaction is normally used when a master wants to do a partial write and has a copy of the line. So it invalidates the line in all other masters and causes dirty data to be written to memory.

Before transmission:

Transaction is transmitted only if the state of cache line is NOT Unique.

After read response completion and before RACK transmission:

If svt_axi_transaction::allocate_in_cache is set, cache is allocated. The data to be allocated must be set in member svt_axi_transaction::cache_write_data. The value of member svt_axi_transaction::cache_write_data[] can be programmed upfront, or can also be updated in the pre_cache_update callback.

CleanShared

Before transmission:

If the line was in a UniqueClean state, the transaction is not transmitted. If the line is in a dirty state, the VIP automatically generates a <code>WRITEBACK</code> or <code>WRITECLEAN</code> transaction to first write data to memory. The property <code>svt_axi_transaction::is_auto_generated</code> is set for the <code>WRITEBACK/WRITECLEAN</code> transaction which is auto generated by the VIP. After the <code>WRITEBACK/WRITECLEAN</code> transaction is sent, the <code>CLEANSHARED</code> transaction is sent.

After read response completion and before RACK transmission:

There is no change in the data in cache. Only the state of the cache line changes.

CleanInvalid

Before transmission:

If the line is in a dirty state, the VIP automatically generates a WRITEBACK or WRITECLEAN transaction to first write data to memory. The property svt_axi_transaction::is_auto_generated is set for the WRITEBACK/WRITECLEAN transaction which is auto generated by the VIP. After the WRITEBACK/WRITECLEAN transaction is sent, the CLEANINVALID transaction is sent.

After read response completion and before RACK transmission:

No allocation in cache is made.

MakeUnique

Before Transmission:

If line is already in unique state, transaction is not transmitted on the bus. Else, transaction is transmitted.

After read response completion and before RACK transmission:

Model automatically allocates the cache line, and stores the data in member svt_axi_transaction::cache_write_data[] into the cache line. The value of member svt_axi_transaction::cache_write_data[] can be programmed upfront, or can also be updated in the pre_cache_update callback.

MakeInvalid

Before Transmission:

If the line is in Valid state, the line is first invalidated.

After read response completion and before RACK transmission:

Line should be in Invalid state. No data is stored in cache.

WriteNoSnoop

Before Transmission:

WriteNoSnoop transaction is transmitted if cache line is in UniqueClean or UniqueDirty state.

After write response completion and before WACK transmission:

The cache line state becomes UniqueClean.

WriteUnique/WriteLineUnique

Before transmission:

Transaction is dropped if cache line is not in required state.

After write response completion and before WACK transmission:

There is no change in the state or the contents of the cache.

WriteBack

Before transmission:

If line is not in dirty state, the transaction is dropped.

After write response completion and before WACK transmission:

Line is invalidated in the cache.

WriteClean

Before transmission:

If line is not in dirty state, the transaction is dropped.

After write response completion and before WACK transmission:

Line remains allocated in the cache.

Evict

Before transmission:

If the line is not in Clean state, transaction is dropped.

After write response completion and before WACK transmission:

Line is invalidated in the cache.

Support for Snoop Transactions

For received snoop transaction types, the snoop response confirms to ACE protocol specification. The snoop response is provided by the snoop response sequencer within the Master Agent. You need to create a snoop response sequence and register it with the snoop response sequencer within the Master Agent. The snoop response sequence may provide a random snoop response, or a snoop response based on the state of the cache within the Master Agent.

Back Door Access to the Cache

The user can directly access the cache instantiated in the master to read and write information, and to set and get cache line state. The method svt_axi_master_agent::get_cache() returns a handle to the cache instantiated in the master. The returned handle is of type svt_axi_cache.

Data can be written into the cache using method svt_axi_cache::write(). The cache state can also be optionally updated using this method. Data and cache line state can be read from the cache using methods svt_axi_cache::read_by_addr() or svt axi_cache::read_by_index().

The method svt_axi_cache::get_any_index() can be used to obtain index of a cache line within the cache. Methods svt_axi_cache::invalidate_addr(), svt_axi_cache::invalidate_index() and svt_axi_cache::invalidate_all() can be used to invalidate cache line entries within the cache.

For more details on accessing the cache, see the Class Reference HTML documentation of svt axi cache class.

Support for Barrier Transactions

The AXI VIP supports Barrier protocol as defined in the ACE protocol specification. This support is provided in the axi master agent svt component.

Barrier Transaction Generation

The AXI VIP master can be enabled to generate barrier transactions by programming the port configuration member svt_axi_port_configuration::barrier_enable to '1'. You can program barrier transactions using member svt_axi_transaction::barrier_type. You should generate the barrier transaction pair on read address and write address channels.

If the delay between barrier transactions belonging to a barrier pair exceeds the value specified by svt_axi_port_configuration::barrier_watchdog_timeout, the VIP master would issue a fatal message.

Associating a Normal Transaction with Barrier Transaction

A normal transaction be specified as a post-barrier transaction, and can be associated with a barrier transaction pair. When a normal transaction is associated with a barrier transaction pair, this transaction will be blocked till both read and write transactions belonging to barrier pair complete.

You can specify whether a normal transaction needs to be associated to a barrier transaction pair by setting member svt_axi_transaction::associate_barrier to '1'. If this member is set to '1', the VIP can either automatically associate this transaction with one

of the outstanding barrier transaction pairs, or the association can be defined by the user. This can be controlled using member svt_axi_port_configuration::barrier_association_type.

When barrier_association_type is defined as RANDOM_ASSOCIATION, the VIP master automatically associates the normal transaction with one of the outstanding barrier transaction pairs. When barrier_association_type is defined as USER_DEFINED_ASSOCIATION, you need to implement the callback method svt_axi_master_callback::associate_xact_to_barrier_pair (svt_axi_master_transaction xact, svt_axi_barrier_pair_transaction barrier_xact[\$]).

Note:

The barrier_association_type RANDOM_ASSOCIATION is currently not supported.

The arguments of this callback method are,

- Handle to the normal transaction with which Barrier pair needs to be associated
- List of outstanding barrier transaction pairs, to which the normal transaction can be associated

You can associate the normal transaction to any of the outstanding barrier transaction pairs. This association can be done using member svt_axi_transaction::associated_barrier_xact, which is of class type svt_axi_barrier_pair_transaction. After implementing the callback, you should append the callback class to the master driver. The above callback method is called under following conditions:

- 1. svt axi port configuration::barrier enable is set to '1'
- 2. svt axi transaction::associate barrier is set to '1'
- svt_axi_transaction::associated_barrier_xact is null. If svt_axi_transaction::associated_barrier_xact is not null, it implies that user has already associated this transaction with a barrier pair

The barrier pair is represented by an object of type svt_axi_barrier_pair_transaction. This object contains handles to read barrier and write barrier transactions, which are of type svt axi master transaction.

Note:

When a normal transaction is associated to the barrier pair as a post barrier transaction, all the other transactions specified after the post barrier transaction would also get blocked, till the post barrier transaction is transmitted.

IDs for Barrier Transactions

The specification requires that Barrier transactions use different ID values than are in use for non-barrier transactions. To support this, the VIP allows you to specify a range of ID values which can be used for Barrier transactions. The VIP will then validate that the ID specified for Barrier transactions is within this range, and ID specified for normal transactions is outside this range. An error message is issued if this condition is not met. This ensures that Barrier transactions and normal transactions use a mutually exclusive set of IDs.

The range of ID values which can be used for Barrier transactions are specified using members svt_axi_port_configuration::barrier_id_min and svt_axi_port_configuration::barrier_id_max. The non-barrier transactions should use the ID values outside this range.

Outstanding Barrier Transactions

Member svt_axi_port_configuration::num_outstanding_xact specifies the total number of outstanding transactions. Barrier transactions are considered as part of this total number of outstanding transactions. That is, total of normal outstanding transactions and barrier outstanding transactions will not exceed svt axi port configuration::num outstanding xact.

Support for DVM Transactions

The AXI VIP supports DVM protocol as defined in the ACE protocol specification. This support is provided in the <code>axi_master_agent_svt</code> component. The AXI VIP supports DVM Operations, DVM Sync and DVM Complete transactions.

Note:

As per Specification section C12.2 A, a component must have only one outstanding DVM Sync transaction. A component must receive a DVM Complete transaction before it issues another DVM Sync transaction, but VIP currently blocks all transaction driving (and not just next DVMSYNC), till DVMCOMPLETE comes back for recently completed DVMSYNC.

DVM Transaction Generation

The AXI VIP master can be enabled to generate DVM transactions by programming the port configuration member svt_axi_port_configuration::dvm_enable to '1'. You can program DVM transactions by programming member svt_axi_transaction::coherent_xact_type to DVMMESSAGE or DVMCOMPLETE. You might need to program the values of field svt_axi_transaction::addr to specify the message type. The values specified in this field would get driven on the ARADDR signals. The svt_axi_master_transaction has predefined constraints to constrain the values of other fields, when transaction is of type DVM, as required by the ACE protocol specification.

Generation of DVM Sync

Behavior of DVM Sync generation is as described below based on ACE protocol specification:

- 1. When you generate a DVM Sync using master VIP, the master VIP would transmit it only if there are preceding DVM Operations. If a DVM Sync is generated right after another DVM Sync, then the second DVM Sync would be dropped.
- If you attempt to transmit a new DVM Sync, without having received DVM Complete for previous DVM Sync, the new DVM Sync will be stalled till DVM Complete for previous DVM Sync is received.

Generation of DVM Complete

The Automatic generation of DVM Complete in response to the DVM Sync is not currently supported. However, this feature will be supported in future releases.

IDs for DVM Transactions

The specification requires that DVM transactions use different ID values than are in use for non-DVM transactions. To support this, the VIP allows you to specify a range of ID values which can be used for DVM transactions. The VIP will then validate that the ID specified for DVM transactions is within this range, and ID specified for normal transactions is outside this range. An error message is issued if this condition is not met. This ensures that DVM transactions and normal transactions use a mutually exclusive set of IDs.

The range of ID values which can be used for DVM transactions are specified using members svt_axi_port_configuration::dvm_id_min and svt_axi_port_configuration::dvm_id_max. The non-DVM transactions should use the ID values outside this range.

Multi-Part DVM

VIP supports multi-part DVM operation both in active and passive mode. In passive mode, it detects multi-part DVM operation and performs checking associated protocol rules. In active mode, once VIP receives transactions generated from sequence, it first tries to identify multi-part DVM operation and checks all associated rules. If it detects another transaction between the two parts of the multi-part DVM message, then the master VIP drops the transaction and issues an ERROR message. Dropped transaction is not driven on the bus. The transaction which is dropped in such a manner is still written to the analysis port, with the bit svt_axi_transaction::is_coherent_xact_dropped set to 1. This signifies that the transaction was dropped by the master VIP and was not actually driven on the bus.

Note:

Built-in sequence svt_axi_ace_master_multipart_dvm_virtual_sequence is provided as part of the VIP to generate Multi-Part DVM scenario from master VIP.

Programming Multi-part DVM with VIP

• Set addr[0] to 1, you need to switch off the following constraint before randomizing:

```
trl.reasonable no multi part dvm.constraint mode(0);
```

 You should continue to switch off constraint block and as well call following transaction task before randomization:

```
tr2.set_multipart_dvm_flag();
tr2.reasonable no multi part dvm.constraint mode(0);
```

Support for ACE-Lite

ACE-Lite mode is enabled when svt_axi_port_configuration::axi_interface_type is set to ACE_LITE. In ACE-Lite mode, the Master VIP transmits only following type of coherent transactions, as per the ACE protocol specification:

- ReadNoSnoop
- ReadOnce
- CleanShared
- CleanInvalid
- MakeInvalid
- WriteNoSnoop
- WriteUnique
- WriteLineUnique
- Barrier

If you try to send any other coherent transaction type which is not valid in ACE-Lite mode, the Master VIP will issue a fatal message. The svt_axi_master_transaction class contains constraints such that when the master transaction is randomized, only valid coherent transaction types will be generated in ACE-Lite mode.

In ACE-Lite mode, the un-used signals are driven to Z.

Support for ACE Domain

You can program the domain using field svt_axi_transaction::domain_type. If you program a domain type which violates the combination with AxCACHE, AxSNOOP and AxBAR signals, the master VIP would issue a fatal message. The svt_axi_master_transaction class contains constraints such that when the master transaction is randomized, only valid combinations of AxDOMAIN, AxCACHE, AxSNOOP and AxBAR signals are generated.

Support for Speculative Read

Support for speculative read feature can be enabled by programming the port configuration member svt_axi_port_configuration::speculative_read_enable to 1.

A speculative read is defined as a read of a cache line that a master may already be holding in its cache. Consider a case when user generates a coherent transaction for read of a cache line that a master already holds in its cache.

When speculative read is enabled, the master will transmit this coherent transaction. Also, the master will support cache state transitions as defined in second set of tables in chapter C4 of ACE protocol specification.

When speculative read is disabled, the master will not transmit this coherent transaction. In this case, the master will only support cache state transitions as defined in first set of tables in chapter C4 of ACE protocol specification.

Whether a transaction is a speculative read is indicated by read-only transaction class member svt_axi_transaction::is_speculative_read.

Support for Snoop Filtering

Support for snoop filtering can be enabled by programming the port configuration member svt_axi_port_configuration::snoop_filter_enable to 1. When snoop filtering is enabled in the master VIP, cache state transitions to "Legal End State (with snoop filter)" as specified in tables in chapter C4 of ACE protocol specification, are allowed. These cache state transitions can be done using transaction class member svt_axi_transaction::force_to_shared_state, and by setting svt_axi_port_configuration::cache_line_state_change_type to LEGAL WITH SNOOP FILTER CACHE LINE STATE CHANGE.

When snoop filtering is enabled, Master VIP would automatically generate evict transactions, when Master VIP removes a cache line to make space to allocate a new cache line.

Cache State Transitions to Legal End States

Tables in chapter C4 of ACE protocol specification specify a set of legal end states (with snoop filter and without snoop filter), in addition to the expected end states. The Master VIP can support cache state transitions to these legal end states using the following members:

- svt_axi_port_configuration::cache_line_state_change_type
- svt axi transaction::force to shared state
- · svt axi transaction::force to invalid state

For details of the members, see the AXI VIP Class Reference HTML documentation.

Support for ACE Exclusive Access

The ACE Master model supports the ACE Exclusive access. The master VIP implements a master exclusive monitor. This exclusive monitor is used to monitor the address location used by an Exclusive sequence. This master exclusive monitor is used to determine if another master could have performed a store to the address location during the Exclusive sequence, by monitoring the snoop transaction it receives.

When the master performs an Exclusive Load, the master exclusive monitor is set. The master exclusive monitor is reset when a snoop transaction is observed that indicates another master could perform a store to the location.

Only one outstanding exclusive transaction is allowed, that is, while an exclusive transaction is in progress, any new exclusive transaction will be blocked for execution by master until the completion of the outstanding exclusive transaction.

Exclusive Load

This section explains the behavior of the ACE Master VIP with respect to the exclusive load.

If a cache line is either in unique or shared state, then master will not initiate the exclusive load transaction on to the interface. This is based on the below description provided in Chapter "Exclusive Accesses" of the ACE protocol specification.

- If the master holds a copy of the line in a Unique state, then issuing a transaction for the Exclusive Load is permitted, but not recommended.
- If the master holds a copy of the line in a Shared state then issuing a transaction for the Exclusive Load is permitted, but not required

Exclusive Store

This section explains the behavior of the ACE Master VIP with respect to the exclusive store.

- Exclusive store transaction will not be allowed without a prior exclusive load transaction, hence it will be dropped. All dropped exclusive store transactions will be tagged with svt_axi_transaction::is_coherent_xact_dropped set to '1'.
- 2. If the master receives OKAY response to an exclusive store transaction, based on the status of the master exclusive monitor, the following actions will be taken:
 - If the master exclusive monitor is reset, then the store will fail, that is, cache will not be updated. You need to restart the whole exclusive sequence again.
 - If the master exclusive monitor is set, then the exclusive store will fail, that is, cache will not be updated. You can re-initiate the exclusive store transaction alone, or restart the complete exclusive sequence.

The status of the master exclusive monitor is represented by member svt_axi_transaction::excl_mon_status. The status of exclusive access is represented by member svt_axi_transaction::excl_access_status.

The following table shows how to interpret the various combinations of svt_axi_transaction::excl_mon_status and svt_axi_transaction::excl_access_status, to derive the meaning of failure of an exclusive store associated with the corresponding exclusive store transaction.

excl_access_sta tus	excl_mon_status	Reason for exclusive store failure	Action needed
EXCL_ACCESS_F AIL	EXCL_MON_INVA LID	Exclusive store transaction generated prior to an exclusive load transaction and hence the exclusive store transaction will be dropped.	You need to start the exclusive sequence with Exclusive load.
EXCL_ACCESS_F AIL	EXCL_MON_RE SET	While initiating the exclusive store transaction, if the exclusive monitor is reset, the master will drop the exclusive store transaction. This will be indicated by setting svt_axi_transaction::is_cohere nt_xact_dropped to '1'. In this case, exclusive store fails.	You need to restart the complete exclusive sequence.

excl_access_sta tus	excl_mon_status	Reason for exclusive store failure	Action needed
		While initiating the exclusive store transaction, if the exclusive monitor is set, the master will initiate the exclusive store transaction on the bus. This will be indicated by setting svt_axi_transaction::is_cohere nt_xact_dropped to '0'. Between the point that the Exclusive Store transaction was issued and the point that it completed, a non-Exclusive Store can reset the exclusive monitor. In such a case, irrespective of the response (EXOKAY/OKAY), exclusive store fails.	You need to restart the complete exclusive sequence.
EXCL_ACCESS_F AIL	EXCL_MON_SET	The exclusive store transaction is initiated on to the bus, the response received is OKAY, and master exclusive monitor is set. In this case, exclusive store fails, as response indicates exclusive access fail.	Exclusive store transaction alone can be re-initiated, or complete exclusive sequence can be initiated by you.

Known Limitations

- Requirement for WriteUnique and WriteLineUnique transactions specified in ACE
 protocol specification are not supported. Note that these transactions are typically used
 by non-cached components, and the restrictions given apply to cacheable components
 using it (which is a typical case).
- The specification allows a cache line state to transition to the UniqueClean state after it
 completes. In other words an allocation is made for the transaction. This is currently not
 supported for READNOSNOOP because a READNOSNOOP need not necessarily be
 of cache line size, and the allocation may span multiple cache lines.

Support for ACE-Lite Protocol in AXI Slave Agent

The Slave Agent can be configured to work in ACE-Lite mode. This enables the slave to receive and respond to barrier and cache maintenance transactions which may get forwarded to it by the interconnect.

ACE-Lite mode is enabled when svt_axi_port_configuration::axi_interface_type is set to ACE_LITE.

Support for ACE protocol in AXI Interconnect Env

When the svt_axi_port_configuration::axi_interface_type of the Interconnect slave ports is specified as AXI_ACE, the ACE functionality in the corresponding Interconnect Slave ports is enabled.

Support for Coherent and Snoop Transactions

When the Interconnect Slave port receives a coherent transaction from a Master, the Interconnect initiates appropriate snoop transactions towards other masters. The interconnect uses the recommended snoop transactions, as specified in chapter C6 of the ACE protocol specification.

In case of coherent read transactions (ReadOnce, ReadClean, ReadNotSharedDirty, ReadShared, ReadUnique), the interconnect initiates snoop transactions, and also initiates read transaction to the main memory in parallel to the snoop transactions. If data is available from snoop transaction, that data is returned to the initiating master. If data is not available from snoop transaction, then data from main memory is returned to the initiating master.

If dirty data is returned from the responding master and the initiating master cannot accept dirty data (for example, initiating master generated a ReadClean coherent transaction), then the Interconnect writes back data to main memory before sending clean data to the initiating master.

When the interconnect receives a READONCE transaction that spans across multiple cachelines, a snoop transaction corresponding to each cacheline is sent to each AXI_ACE port.

For each cacheline, if any snoop returns data, the interconnect uses it, else, it uses data from memory. It merges data received for each cacheline and returns it to the initiating master. If any snoop passes dirty data, it is written back to memory.

If the interconnect receives a WRITEUNIQUE transaction, it sends a CLEANINVALID snoop transaction corresponding to each cacheline access to all AXI_ACE ports. The interconnect merges data in the WRITEUNIQUE transaction and any dirty data received from the snoop transaction. If the strobe for a byte is asserted, the data from the WRITEUNIQUE transaction is always used. If the strobe for a byte is not asserted, but the snoop transaction returned dirty data for the corresponding byte, then the data from snoop transaction is used. The merged data based on the above description is written into memory.

Support for ACE Domain

The mapping of masters to inner and outer domains can be specified to the Interconnect component through configuration method svt_axi_system_configuration::create_new_domain. Based on this domain mapping information and the domain specified in the coherent transaction from initiating master, the Interconnect generates snoop transactions to the corresponding masters in the domain.

Support for DVM

Interconnect supports DVM feature as specified in the ACE specification.

Support for Barrier

Interconnect orders the post barrier transactions based on barrier transactions. Interconnect also has the ability to forward barrier transactions to downstream slaves. For more information, see the svt_axi_interconnect_configuration::forward_barriersconfiguration member.

Support for Speculative Read

Interconnect always performs speculative read to memory to optimize system performance.

Unsupported ACE Features in Interconnect Env

The following features are not supported in Interconnect Env:

· Exclusive access

Known Limitation

Interconnect does not support ReadOnce and WriteUnique transactions if the total number of bytes to be transferred is larger than cache line size.

AXI4 Region and Address Range Support in Slave

Slave Address Range Support

System level address map can be specified using system configuration method svt axi system configuration::set addr range. The start address and end address can be

specified for each slave in the system. Multiple address ranges can also be specified for a single slave. These address ranges can be specified as a continuous or a discontinuous.

Slave Region Support

The specified address ranges can be divided into maximum of 16 regions as guided by the AxREGION[3:0] signal of the AXI4 interface. These regions can be specified as continuous or discontinuous. The regions can be specified using method svt_axi_slave_addr_range::set_region_range. Every region is marked by a region-id ranging from 0-15.

The region can be associated to a region type, which defines the characteristics of the specified region. The region type can be specified as one of the arguments of the method svt_axi_slave_addr_range::set_region_range.

The following region types are currently supported:

- R- Read Only
- · W Write Only
- · RW Read/Write
- RSVD Reserved

This table depicts the slave response generated for a read transaction, based on the region attribute:

Table 14 Slave Response for a Read Transaction

Type Attribute	Resultant Response
R- Read Only	OKAY
W - Write Only	SLV_ERR
RW - Read/Write	OKAY
RSVD - Reserved	SLV_ERR


This table depicts the slave response generated for a write transaction, based on the region attribute:

Table 15 Slave Response for a Write Transaction

Type Attribute	Resultant Response	
R- Read Only	SLV_ERR	
W - Write Only	OKAY	
RW - Read/Write	OKAY	
RSVD - Reserved	SLV_ERR	

Figure 6 pictorially shows the range and regions described above.

Figure 6 Slave Response generated for Write transaction



Slave Response Generation

For each received transaction, the port monitor within the slave agent generates the appropriate response based on address range and region type. This response is populated in the svt_axi_transaction::rresp[] (for read transactions) or svt_axi_transaction::bresp (for write transactions) fields of the slave transaction object.

This slave transaction is then provided to the slave agent sequencer. If the slave sequence running in the slave agent sequencer modifies the pre-populated response in slave transaction, the response might no longer be correct.




Figure 7 Flow Diagram for Slave Response Generation

Support for Monitoring AXI Low Power Interface

The AXI protocol supports a low power interface through the signals ACLK, CACTIVE, CSYSREQ, and CSYSACK signals. These signals allows an AXI component to enter into low power state, and also exit from low power state.

The AXI low power monitor supports monitoring of these signals. It verifies whether the entry to low power state, and exit from the low power state is happening as per the protocol. It also provides the transaction object through the analysis port after a low power handshake is complete.

Module Top

1. svt axi if should be present in the module top.

For example,

```
svt axi if axi if();
```

The svt_axi_if interface now also contains an array of low power interfaces, lp_if[] in addition to master if[] and slave if[].

2. Connect clock, reset and low power signals to <code>lp_if</code>. Signals of low power interface are <code>aclk</code>, <code>aresetn</code>, <code>cactive</code>, <code>csysreq</code> and <code>csysack</code>.

For example,

```
assign axi_if.lp_if[0].aclk = clk;
assign axi_if.lp_if[0].aresetn = rstn;
assign axi_if.lp_if[0].cactive = cactive;
assign axi_if.lp_if[0].csysreq = csysreq;
assign axi_if.lp_if[0].csysack = csysack;
```

System Configuration

Low power configuration is required in the system configuration file. This involves

1. Configuring the number of low power masters using the attribute 'num lp masters'

```
For example, this.num_lp_masters = 1; //This needs to be configured
before create sub cfgs()
```

2. Enable/disable low power protocol checks using protocol_checks_enable. This is enabled by default.

Analysis Ports

Low power master monitors have item_observed_port which collects and write low power transactions whenever low power activity is observed on the bus.

For example,

```
axi system env.lp master[0].monitor.item observed port.connect(lp listener.analysis ex
```

The sample print of transaction object obtained from the analysis port:

UVM_INFO ./env/axi_basic_env.sv(45) @ 490000: uvm_test_top.env.lp_listener [lp_listener] inside write method.

```
Name Type Size Value
______
lp entry obj svt axi service - @1749
causal xact object - <null>
implementation da(object) 0 -
original xact object - <null>
trace da(object) 0 -
lp entry active req delay real 64 185.000000
lp_entry_req_ack_delay real 64 115.000000
lp exit prp active req delay real 64 0.000000
lp_exit_prp_req_ack_delay real 64 0.000000
lp_exit_ctrl_req_active_delay real 64 0.000000
lp exit ctrl req ack delay real 64 0.000000
lp exit ctrl active ack delay real 64 0.000000
lp handshake type lp handshake type enum 32 POWER DOWN
lp initiator lp initiator type enum 32 PERIPHERAL
lp active assertion time real 64 190.000000
lp req assertion time real 64 375.000000
lp ack assertion time real 64 490.000000
begin time time 64 190000
end time time 64 490000
```

The following is the example snippet. The Master and slave configurations are not included class cust svt axi system configuration extends

```
svt axi system configuration;
/** UVM Object Utility macro */
`uvm object utils (cust svt axi system configuration)
/** Class Constructor */
function new (string name = "cust svt axi system configuration");
super.new(name);
/** Assign the necessary configuration parameters. This example uses
* master and single slave configuration.
this.num masters = 1;
this.num slaves = 1;
this.num lp masters = 1;
/** Create port configurations */
this.create sub cfgs(1,1);
this.lp master cfg[0].protocol checks enable = 1'b1;
endfunction
endclass
```

4

Support for AXI4 Stream

This chapter describes the support for AXI4_STREAM protocol. The ARM AMBA AXI4_STREAM Specification reference for the AXI4_STREAM features is IHI 0051B.

The following sections give an overview of the user interface in the AXI4 STREAM VIP.

Overview of AXI4 STREAM VIP

AXI4_STREAM VIP uses the svt_axi_port_configuration class for assigning port configuration values.

The following parameters can be set to use AXI4 STREAM VIP:

- svt_axi_port_configuration: axi_interface_type
- axi_interface_type must be set to AXI4_STREAM to configure the interface of the port to AXI4_STREAM type.

This is the description of some of the port configuration attributes for AXI4_STREAM.The width of the tdata signal can be set using svt_axi_port_configuration::tdata_width

- The width of the tdata signal can be set using svt_axi_port_configuration::tdata_width.
- The width of tid_signal can be set using svt_axi_port_configuration::tid_width.
- The width of tdest_signal can be set using svt_axi_port_configuration::tdest_width.

An elaborate description of port configuration attributes can be found in svdoc.

AXI4_STREAM VIP uses svt axi transaction class as its base transaction class.

Xact_type = svt_axi_transaction::DATA_STREAM must be set for AXI4_STREAM transactions.

The detailed description of transaction class attributes can be found in svdoc.

AXI4 stream VIP example is available under the VIP installation directory. It can be extracted using this command once the DESIGNWARE HOME is set.

```
% $DESIGNWARE_HOME/bin/dw_vip_setup -e
amba_svt/tb_axi_svt_uvm_axi4stream_sys/
% cd <examples/sverilog/amba_svt/tb_axi_svt_uvm_axi4stream_sys/>
% Check the TB files here.
```

To configure the AXI master/slave VIP agent in axi4stream mode, set the axi interface type configuration to AXI4_STREAM. For example:

```
this.master_cfg[0].axi_interface_type =
   svt_axi_port_configuration::AXI4_STREAM;
this.slave_cfg[0].axi_interface_type =
   svt_axi_port_configuration::AXI4_STREAM;
```

Note:

The HTML Class reference document for AXI4 stream protocol related configuration is available at:

https://solvnet.synopsys.com/dow_retrieve/latest/snps_vip_lib/doc/axi_svt_uvm_class_reference/html/transaction/class_svt_axi_transaction.html#group_axi4_stream_protocol

https://solvnet.synopsys.com/dow_retrieve/latest/snps_vip_lib/doc/axi_svt_uvm_class_reference/html/transaction/class_svt_axi_transaction.html#group_axi4_stream_delays

These links provide all the VIP configuration and delay attributes available within the AXI4 stream VIP.

AXI4 stream protocol does not have a response channel unlike AXI3/4. To send back to back stream transactions (without delays between TVALID transfers) from master VIP, refer this sequence:

Example sequence can be found at: \$DESIGNWARE_HOME/vip/svt/ amba_svt/latest/examples/sverilog/tb_axi_svt_uvm_axi4stream_sys/env/ axi master zero delay sequence.sv

Usage of svt_axi_transaction::stream_burst_length in the Stream VIP

The stream_burst_length controls the number of beats that are driven by the VIP in a single stream packet. Each outstanding stream packet can be uniquely identified by combination of tid and tdest.

- svt_axi_transaction::tready_delay []: TREADY signal delay in number of clock cycles. Absolute value of tready_delay is considered for delay calculation with respect to tvalid signal.
- svt_axi_transaction::tvalid_delay []: Defines the delay in the number of clock cycles for TVALID signal based on the below reference event.

Refer the following link for more information: https://solvnet.synopsys.com/dow_retrieve/latest/snps_vip_lib/doc/axi_svt_uvm_class_reference/html/transaction/class_svt_axi_transaction.html#item_reference_event_for_tvalid_delay

Callback Example for AXI4_STREAM VIP

You can refer the following SolvNetPlus article for a callback example:

https://solvnetplus.synopsys.com/s/article/VC-VIP-Callback-Example-for-AXI4-STREAM-1577035743572

Adding Custom Analysis Port in AXI4_STREAM VIP

You can refer the following SolvNetPlus article about how to add custom analysis port.

https://solvnetplus.synopsys.com/s/article/VC-VIP-Adding-Custom-Analysis-Ports-in-AXI4-Stream-VIP-1576070104051

Known Issues and Limitations

- tb axi svt uvm axi4stream sys is not supported on the IUS simulator.
- Delays within the transactions and between two transactions are not supported in AXI4 Stream.
- The value 1 for default tready is not supported in AXI4 Stream.
- Optional signaling is not supported in AXI4 Stream. This means that all signals are driven and sampled by default.
- Dynamic reset for AXI4 Stream is not supported for OVM and VMM flow.
- Axi4 stream (OVM/UVM) is not supported with IUS and MTI simulators.

Optimization on Runtime Performance of Constraint Solver in SVT AXI4 Stream VIP

This solution does not impact the existing use model of the SVT AXI Stream VIP.

The scope of this feature is:

- · Only TDATA signal is supported.
- Functionality related to following signals are not supported: TSTRB, TKEEP, TDEST, TUSER, TID.
- · Delays are recommended to be disabled.
- · Interleaving is disabled.
- Any other verification features supported by AXI stream VIP are disabled.

All the constraint solver performance optimizations are placed under a compile time macro +deine+SVT AXI STREAM XACTS ENABLE, which is not defined by default.

In case of AXI master sequence that generates AXI master transaction, the svt axi master transaction object contains a new member attribute:

- svt_axi_stream_master_driver_transaction stream_master_driver_xact_props;
- This is the use model from the AXI master transaction sequence to generate and send the transaction to driver:

Step#	Description	Example code snippet
1	Create handle of svt_axi_master_transaction	`uvm_create(req)
2	Set the AXI port configuration handle in the svt_axi_master_transaction object	<pre>req.port_cfg = cfg;</pre>
3	Do not randomize the svt_axi_master_transaction object from the sequence.Instead, it is required to randomize the <axi_master_xact_handle>.stream_master_drive r_xact_props from the AXI master transaction sequence. Note that the names of the AXI Stream fields added to <axi_master_xact_handle>.stream_master_drive r_xact_props are the same as that of the corresponding fields defined in svt_axi_master_transaction. Therefore, existing calls like <svt_axi_master_transaction>.randomize can simply be replaced with <svt_axi_master_transaction>. stream_master_driver_xact_props.randomize</svt_axi_master_transaction></svt_axi_master_transaction></axi_master_xact_handle></axi_master_xact_handle>	
4	Send the axi_master_transaction object to the driver	`uvm_send(req)

- In case delays are not required to be enabled, following compile time macro can be defined so that this member attribute itself is not available for compilation: ` SVT AXI STREAM DELAYS DISABLE.
- Tvalid_delay[] has no constraints within VIP source code. However, in the post_randomize() implementation of this class, the tvalid_delay[] contents are updated such that the value never exceeds the value corresponding to `SVT AXI MAX TVALID DELAY.

In the case of AXI slave response sequence, which programs the stream response fields of AXI slave transaction, the <code>svt_axi_slave_transaction</code> object contains a new member attribute:

```
svt axi stream slave driver transaction stream slave driver xact props;
```

Following is the use model from the AXI slave transaction response sequence to program stream response fields and send the transaction to driver:

Step#	Description	Example code snippet
1	Get the response request handle of svt_axi_slave_transaction	<pre>p_sequencer.response_request_port.peek(req _resp);</pre>
2	Do not randomize the svt_axi_slave_transaction object from the sequence.Instead, it is required to randomize the <axi_slave_xact_handle>.stream_slave_driver_x act_props from the AXI slave transaction response sequenceNote that the names of the AXI Stream fields added to <axi_slave_xact_handle>.stream_slave_driver_x act_props are the same as that of the corresponding fields defined in svt_axi_master_transaction. Therefore, existing calls like <svt_axi_slave_transaction>.randomize can simply be replaced with <svt_axi_slave_transaction>. stream_slave_driver_xact_props.randomize</svt_axi_slave_transaction></svt_axi_slave_transaction></axi_slave_xact_handle></axi_slave_xact_handle>	
3	Send the axi_slave_transaction object to the driver	`uvm_send(req_resp)

 In case delays are not required to be enabled, the following compile time macro can be defined so that this member attribute itself is not available for compilation: `

```
• SVT AXI STREAM DELAYS DISABLE
```

 Tready_delay[] has no constraints within VIP source code. However, in the post_randomize() implementation of this class, the tready_delay[] contents are updated such that the value never exceeds the value corresponding to `SVT AXI MAX TREADY DELAY.

Impact on AXI Master Agent

Active master agent maps the following member attributes from the <axi_master_xact_handle>. stream_master_driver_xact_props, to the <axi_master_xact_handle> after consuming the <axi_master_xact_handle> from the AXI master transaction sequencer:

- stream_burst_length
- tdata[]
 - The master driver sizes the <axi_master_xact_handle>.tdata[] dynamic array to stream burst length.
 - Then the contents of the array
 <axi_master_xact_handle>.stream_master_driver_xact_props.tdata[`SVT_AXI_MAX_STREAM_BU
 are copied over corresponding to stream_burst_length, after masking based on
 svt_axi_port_configuration::tdata_width settings.
- tvalid_delay[]
 - The master drirver sizes the <axi_master_xact_handle>.tvalid_delay[] dynamic array to stream burst length.
 - Then the contents of the array
 axi_master_xact_handle>.stream_master_driver_xact_props.tvalid_delay[`SVT_AXI_MAX_STRE are copied over corresponding to stream_burst_length.
 - In case svt_axi_port_configuration::zero_delays_enable is set to 1, OR
 `SVT_AXI_STREAM_DELAYS_DISABLE macro is defined, this array would be
 populated with values of zeros.

Impact on AXI Slave Agent

Active slave agent maps the following member attributes from the <axi slave xact handle>. stream_slave_driver_xact_props to the

<axi_slave_xact_handle> after consuming the <axi_slave_xact_handle> from the AXI slave transaction response sequencer:

- tready delay[]
 - The slave driver sizes the <axi_slave_xact_handle>.tready_delay[] dynamic array to `SVT AXI MAX STREAM BURST LENGTH.
 - Then the contents of the array
 <axi_slave_xact_handle>.stream_slave_driver_xact_props.tready_delay[`SVT_AXI_MAX_STREAN
 are copied over.
 - If svt_axi_port_configuration::zero_delays_enable is set to 1 or the
 `SVT_AXI_STREAM_DELAYS_DISABLE macro is defined, then this array will be
 populated with values of zeros.

When the compile time macro `SVT_AXI_STREAM_XACTS_ENABLE is defined to enable the optimizations, the following plusargs can be provided to runtime options of the simulator to enable specific messages introduced with UVM LOW verbosity:

```
+svt axi stream xacts enable dbg msgs
```

In case simulation is run with UVM_HIGH or UVM_FULL verbosity, no additional plusargs are required to enable the specific messages that are introduced.

Configuration to Control the Active Queue Size Policy in SVT AXI4 Stream Manager VIP

```
stream_active_xact_queue_size_policy_enum
stream active xact queue size policy = STREAM UNLIMITED;
```

This controls the policy to manage the size of active stream transactions queue within the active AXI stream manager driver.

- Applicable only for active UVM axi stream manager agent.
- These are the enumerated data type on different policies supported.
 - STREAM_UNLIMITED = 0, // Unlimited number of stream transactions can be pushed to the manager stream driver
 - STREAM_INTERLEAVE_DEPTH = 1 // Maximum number of stream transactions that can be pushed to manager stream driver are limited to svt_axi_port_configuration::stream_interleave_depth

This is the recommended setting for better simulation performance:

```
master_cfg[0].stream_active_xact_queue_size_policy = svt_axi_port_configuration::STREAM_INTERLEAVE_DEPTH;
```

5

Support for ACE5, ACE5-Lite, ACE5-Lite+DVM

This chapter describes the support for ACE5 protocol. This chapter discusses the following topics:

- Overview of ACE5
- Features Supported for ACE5/ACE5-Lite

Overview of ACE5

The initial features for ACE5 is based on ARM AMBA ACE5 protocol specification ARM IHI 0022H (ID040120) specification. The current release S-2021.06 includes few enhanced features based on the ARM IHI 0022H.c (ID012621) specification.

The VIP features discussed in this chapter are supported only applicable for *ACE5*, *ACE5*-*Lite*, *ACE5-Lite+DVM* interfaces. These features are not applicable for:

ACE5-LiteACP

Current VIP Use model

Define compile time macro SVT_ACE5_ENABLE to enable AMBA5 features(ACE5, ACE5-Lite, ACE5-Lite+DVM).

For a given master/slave agent, set the following port configuration to enable ACE5 features for the port.

Following is the port configuration of VIP master/slave agent with interface as AMBA5-ACE5:

```
svt_axi_port_configuration::ace_version =
svt_axi_port_configuration::ACE_VERSION_2_0
svt_axi_port_configuration::axi_interface_type =
svt_axi_port_configuration::AXI_ACE
```

Features Supported for ACE5/ACE5-Lite

These sections describe the features supported by ACE5/ACE5-Lite protocols.

Features of ACE5	Feature Supported in VIP
CMO on Write Channel (CMO on Read, CMO on Write properties)	Not supported
Trace signals	Not supported
User Loopback signaling	Supported in Master
QoS Accept signaling	Not supported
Wake-up Signaling	Partial: Only AWAKEUP supported; ACWAKEUP not supported
Coherency Connection Signaling	Supported in Master
DVM_v8, DVM_v8.1, DVM_v8.4 (ACE5-LiteDVM interfaces only)	Partial: This is not a port configuration in VIP, it's system configuration.V8.4 is not supported.
Persist CMO (Cache Maintenance for persistence)	Not supported
Untranslated transactions	Partial support in Master. Partial: Limited Protocol check support
Non-secure access identifiers	Not supported
Poison	Not supported
Parity use in AMBA	Not supported
Unique ID indicator	Not supported
Memory Partitioning and Monitoring (MPAM)	Supported in Master
Additional Properties : Exclusive Access	Not supported
Additional Properties : Maximum transaction size and boundary	Not supported
Additional Properties : Consistent DECERR response	Not supported
DVM Message Support	Not supported
Shareable Transactions	Not supported

Features Supported for ACE5-Lite/ACE5-Lite+DVM:

Features of ACE5-Lite	Feature Supported in VIP
D7.6 CMO on Write Channel (CMO on Read, CMO on Write properties)	Supported in Manager and Subordinate
D7.7 Persist CMO (Cache Maintenance for persistence)	Partial supported in Manager and Subordinate. Limited Protocol checks support
D7.8 Write with cache maintenance	Supported in Manager and Subordinate. Master updates are validated with CMN700.
D13 DVM_v8, DVM_v8.1, DVM_v8.4 (ACE5-LiteDVM interfaces only)	ACE-Lite+DVM master supports only responding to these DVM snoops, especially in case of DVM8.4. CHI System Monitor, AMBA Multi Chip System Monitor support different DVM version related operations from Snoops received by ACE5-Lite+DVM master.
E1.1 Atomic transactions	Supported in Manager and Subordinate. CHI System Monitor, AMBA Multi Chip System Monitor: Atomics from ACE-Lite master are supported; but on ACE-Lite slave side, only in external port monitor mode is validated
E1.2 Cache stashing	Supported in Manager and Subordinate.
E1.3 Deallocating transactions	Partial supported in Manager
E1.4 Trace signals	Supported in Manager and Subordinate.
E1.5 User Loopback signaling	Supported in Manager and Subordinate.
E1.6 QoS Accept signaling	Not Supported
E1.7 Wake-up Signaling	Supported in Manager and Subordinate.

Features of ACE5-Lite	Feature Supported in VIP
E1.8 Coherency Connection Signaling	Supported in Manager and Subordinate. As per spec, applicable for ACE5-Lite+DVM
E1.9 Untranslated transactions	Supported in Manager and Subordinate
E1.10 Non-secure access identifiers	Not Supported
E1.11 Read data chunking	Supported in Manager and Subordinate
E1.12 Read interleaving property	Not supported
E1.13 Unique ID indicator	Supported in Manager and Subordinate.
E1.14 Memory Partitioning and Monitoring (MPAM)	Supported in Manager and Subordinate.
E1.15 Memory tagging	Partial supported in Manager. But not Supported in Subordinate.
E1.16 Prefetch request and response	Supported in Manager and Subordinate.
E1.17 Write zero with no data	Supported in Manager and Subordinate.
E1.18.1 Additional Properties : Exclusive Access	Supported in Manager and Subordinate.
E1.18.2 Shareable Transactions	Not supported
E1.18.3 Additional Properties : Maximum transaction size and boundary	Not supported
E1.18.4 Additional Properties : Consistent DECERR response	Not supported
E2.1 Poison	Supported in Manager and Subordinate.
E2.2 Parity use in AMBA	Partial supported in Manager and Subordinate. In Case of ACE5_lite + DVM, signals on AC channel for Odd_parity_byte_all not supported.

Features of ACE5-Lite	Feature Supported in VIP
E2.3 Configuration of interface protection	Supported in Manager and Subordinate
E2.4 Byte parity check signals	Supported in Manager and Subordinate
E2.5 Error detection behavior	Not supported
A3.4.3 Regular Transactions	Not supported

Note:

- The above table is based on the ARM IHI 0022H.c (ID012621) specification.
- Currently, ACE5, ACE5-Lite, ACE5-Lite+DVM features are not supported by AXI System Monitor.
- Currently, ACE5, ACE5-Lite, ACE5-Lite+DVM features are not supported by VIP AXI Interconnect.
- Functional coverage is not supported for ACE5, ACE5-Lite, ACE5-Lite+DVM features.
- Any other feature not listed above is also not supported.

WAKEUP SIGNALLING Feature

ACWAKEUP

The ACWAKEUP feature is enabled by configuring the svt axi port configurationparameter toacwakeup enable.

This enables the ACWAKEUP sideband signal in the VIP when this bit is set to '1'. By default ACWAKEUP signal is '0' when this bit is enabled. You can toggle the ACWAKEUP signal by controlling the following configuration class members:

- svt_axi_port_configuration::acwakeup_toggle_min_delay_during_idle
- svt axi port configuration::acwakeup toggle max delay during idle

The following transaction class members are added for this feature:

- svt_axi_snoop_transaction::acwakeup_assert_delay
- svt axi snoop transaction:: acwakeup deassert delay
- svt axi snoop transaction:: assert acwakeup after acvalid

AWAKEUP

The AWAKEUP feature is enabled by configuring the svt axi port configurationparameter to awakeup enable.

This enables AWAKEUP sideband signal in the VIP when this bit is set to '1'. By default AWAKEUP signal is '0' when this bit is enabled. You can toggle the AWAKEUP signal by controlling the following configuration class members:

- · svt axi port configuration::awakeup toggle min delay during idle
- · svt axi port configuration::awakeup toggle max delay during idle

The following transaction class members are added for this feature:

- svt_axi_transaction:: awakeup_deassert_delay
- · svt axi transaction::assert awakeup after arvalid
- · svt axi transaction::assert awakeup after awvalid

CACHE STASHING Feature

The following are the new transaction types or OPCODEs that are added for this feature:

- WRITEUNIQUEPTLSTASH
- WRITEUNIQUEFULLSTASH
- STASHONCESHARED
- STASHONCEUNIQUE

These are added under the svt axi transaction::coherent xact type enum.

The following are the configuration class members added for this feature:

· svt axi port configuration::cache stashing enable

The following transaction class members are added for this feature:

- · svt axi transaction:: stash nid
- svt axi transaction:: stash nid valid
- svt axi transaction:: stash lpid

svt_axi_transaction:: stash_lpid_valid

Note:

The STASHTRANSLATION transaction type is not yet supported for this feature.

Untranslated Transaction Feature

Untranslated transactions can be enabled by the following svt_axi_port_configuration class variable:

• svt _axi_port_configuration::addr_translation_enable

The following are the transaction class variables associated with this feature:

- · svt axi transaction:: stream id
- · svt axi transaction::sub stream id
- · svt axi transaction::sub stream id valid
- · svt axi transaction::secure or non secure stream
- svt_axi_transaction::addr_translated_from_pcie

Updates in Interface Signals

These are the VIP agent interface signals associated with untranslated transactions:

Write Address Channel Signals:

```
logic
                                          awmmusecsid;
logic ['SVT AXI MAX MMUSID WIDTH-1:0] awmmusid;
logic
                                          awmmussidv;
logic ['SVT AXI MAX MMUSSID WIDTH-1:0] awmmussid;
logic
                                          awmmuatst;
Read Address Channel Signals:
logic
                                          armmusecsid;
logic ['SVT AXI MAX MMUSID WIDTH-1:0] armmusid;
logic
                                           armmussidv;
logic ['SVT AXI MAX MMUSSID WIDTH-1:0] armmussid;
logic
                                           armmuatst;
```

Limitations

The AXI interconnect VIP does not support untranslated transactions.

DATACHECK Feature

The following configuration class members are added for this feature:

svt axi port configuration::check type enum check type

The following transaction class members are added for this feature:

- svt_axi_transaction::datachk_parity_value[]
- svt axi transaction::is datachk passed[]
- svt_axi_transaction::is_datachk_parity_error

The checks are enabled only when the corresponding port configuration is enabled.

```
svt_axi_port_configuration.check_type ==
svt axi port configuration::ODD PARITY BYTE DATA;
```

- If parity error is detected in write data by Active Slave VIP, then it asserts the parity error check wdatachk_parity_calculated_wdata_parity_check.
- If parity error is detected in read data by Active Master VIP, then it asserts the parity error check rdatachk parity calculated rdata parity check.
- If parity error is detected in snoop data by Interconnect VIP, then it asserts the parity error check cddatachk parity calculated cddata parity check.

In the passive mode, if any parity error is detected, then passive monitor asserts the parity error check.

Note:

Parity checking is currently only supported on Read Data, Write Data and Snoop Data signals.

POISON Feature

The following configuration class members are added for this feature:

· svt axi port configuration::poison enable

The following transaction class members are added for this feature:

- svt axi transaction::poison
- · svt_axi_snoop_transaction::snoop_poison

Trace Tag Feature

The following transaction class members are added for this feature:

- · svt axi transaction::trace tag
- · svt axi transaction::data trace tag
- svt axi transaction::resp trace tag
- · svt axi snoop transaction::trace tag
- svt_axi_snoop_transaction::snoop_data_trace_tag
- svt_axi_snoop_transaction::snoop_resp_trace_tag

Atomic Transaction Feature

The following configuration class members are added for this feature:

· svt axi port configuration::atomic transactions enable

The following transaction class members are added for this feature:

- svt axi transaction::atomic transaction type
- svt axi transaction::atomic xact op type
- svt axi transaction::atomic read poison
- svt_axi_transaction::atomic_read_data_status
- svt_axi_transaction::atomic_read_current_data_beat_num
- svt_axi_transaction::atomic_read_data_valid_assertion_cycle
- svt axi transaction::atomic read data ready assertion cycle
- svt_axi_transaction::atomic_read_data_valid_assertion_time
- svt axi transaction::atomic read data ready assertion time

Updates in Interface Signals

AWATOP signal is added in interface to support ATOMIC signals.

Use Model For Atomic Load

1. MASTER SEQUENCE

You can program the following fields in master transactions for generating the atomic transaction traffic

Here xact is svt axi transaction handle

```
xact.xact_type = svt_axi_transaction::ATOMIC;
xact.transmitted_channel = svt_axi_transaction::READ_WRITE;
xact.atomic xact op type = svt axi transaction::ATOMICLOAD ADD;
```

Apart from these members, you can also set the newly added members for atomic transactions like svt axi transaction::atomic read data and so on.

2. Slave Sequence

In svt_axi_slave_mem_response_sequence.sv, the sequence can be updated on these lines:

Since the transmitted channel for atomic load transaction is READ_WRITE as it happens on both READ and WRITE Channel simultaneously.

Here req is svt axi slave transaction handle.

```
if(
               (req.transmitted channel ==
svt axi transaction::READ WRITE)
             )begin
        // If update memory in request order is set then call
        // set update mem in req order field(req) task for updating
        // update mem in req order transaction attribute. Updating
memory
        // for this condition will be taken care in
        // put_write_transaction data to mem() task in
        // svt axi slave_agent
        if (update_memory_in_request_order)
          set update mem in req order field(req);
        slave agent.get read data from mem to transaction(req);
        req.perform_atomic_xact_operation(req);
        slave agent.put write transaction data to mem(req);
      end
```

3. APIs for Atomic Load

An API to perform the atomic operation has been added:

```
svt axi transaction::perform atomic xact operation(req);
```

You can use this API as shown in point 'b', in slave response sequence.

Use Model for Atomic Compare

For Atomic compare transaction type, the following new fields have been added in svt axi transaction class:

- svt_axi_transaction::atomic_swap_data
- svt_axi_transaction::atomic_compare_data
- 3. svt axi transaction::atomic swap wstrb
- 4. svt axi transaction::atomic compare wstrb

You need to program the above fields for atomic compare transaction.

svt_axi_port_configuration::wysiwyg_enable would also be used in the above scenario.

There are two use cases:

1. If svt axi port configuration::wysiwyg enable is 0.

You need to program the following properties in sequence:

```
svt_axi_transaction::atomic_swap_data ,
  svt_axi_transaction::atomic_compare_data,
  svt_axi_transaction::atomic_swap_wstrb ,
  svt_axi_transaction::atomic_compare_wstrb.
```

The VIP converts these values into svt_axi_transaction::data and drive it on the interface.

2. If svt axi port configuration::wysiwyg enable is set to 1

```
You also need to program svt_axi_transaction::dataand svt axi transaction::wstrb along with other properties mentioned above.
```

The master drives the data and wstrb as it is on the bus.

Non-Secure Access Identifier Feature

The following parameters are added under svt_axi_port_configuration class to support non-secure access identifiers.

- · svt axi port configuration :: enable non secure access identifiers
- svt axi port configuration :: nsaid width

The following transaction class variable define non-secure access identifier value of the AxNSAID signals in request address channels.

svt axi transaction:: non secure access id

Updates in Interface Signals

These signals are added under VIP agent interfaces for non-secure access identifier support:

Write Address Channel Signal:

logic ['SVT AXI MAX NSAID WIDTH -1:0] awnsaid;

Read Address Channel Signal:

logic ['SVT_AXI_MAX_NSAID_WIDTH -1:0] arnsaid;

Limitations

The AXI interconnect VIP does not support this feature.

CMOs on Write Channel, Combined Write and CMO Transactions

A CMO transaction on the write channel consists of a request on the AW channel and a response on the B channel. There are no transfers on the W channel in a CMO transaction.

These CMOs can be sent on the write channels:

- CleanInvalid
- CleanShared
- Cleansharedpersist
- · Cleanshareddeeppersist

AWCMO on the write address channel indicates the type of cmo operation being requested.

Combined write and CMO transactions eliminate the need to serialize the write transaction followed by a CMO transaction to the same address. These are useful when CMO reaches a point in the system where a write operation must be complete before the CMO transaction can be initiated.

Propagation of write with CMO follows the same rules as propagation of CMO transaction. Write with CMO transactions can be split into a write and CMO transactions for propagation downstream.

User Interface

Configuration updates:

These are the configurations to be enabled for these features:

- · svt axi port configuration::write plus cmo enable
- · svt axi port configuration::cmo on write enable
- · svt axi port configuration::persist cmo enable

Transaction Class Updates

These 3 enum values have been added to

svt axi transaction::coherent xact type:

- WRITEPTLCMO
- WRITEFULLCMO
- CMO

The cmo_on_write_xact_type_enum svt_axi_transaction::cmo_on_write_xact_type can take these four values:

- CLEANINVALID ON WRITE
- CLEANSHARED ON WRITE
- CLEANSHAREDPERSIST ON WRITE
- CLEANSHAREDDEEPPERSIST ON WRITE

write_resp_type_enum svt_axi_transaction::write_resp_type: This field describes the relative timing of BPERSIST over BCOMP. This is applicable only for persist CMO transactions. It can take these three values:

- BCOMP BEFORE BPERSIST
- BCOMP AFTER BPERSIST
- BCOMP_TOGETHER_WITH_BPERSIST

For more details, you can refer the HTML class reference document.

Generating Combined write and CMO Transactions from Master VIP

In order to generate the Combined write and CMO transactions, you must program these transaction attributes from the sequence:

```
• svt axi transaction::coherent xact type - Must be set to one of these values:
```

```
° svt_axi_transaction::WRITEPTLCMO
```

```
o svt axi transaction::WRITEFULLCMO
```

svt_axi_transaction::cmo_on_write_xact_type - Must be set to one of the
 below values:

```
svt_axi_transaction::CLEANSHARED_ON_WRITE
svt_axi_transaction::CLEANINVALID_ON_WRITE
svt_axi_transaction::CLEANSHAREDPERSIST_ON_WRITE
svt_axi_transaction::CLEANSHAREDDEEPPERSIST_ON_WRITE
```

Generating CMOs on Write Channel from Master VIP

In order to generate CMOs on write channel, you must program these transaction attributes in this user sequence:

- svt axi transaction::coherent xact type Must be set to this value:
 - svt axi transaction::CMO
- svt_axi_transaction::cmo_on_write_xact_type Must be set to one of these values:
 - svt axi transaction::CLEANSHARED ON WRITE
 - svt_axi_transaction::CLEANINVALID_ON_WRITE
 - svt axi transaction::CLEANSHAREDPERSIST ON WRITE
 - svt axi transaction::CLEANSHAREDDEEPPERSIST ON WRITE

Active Master VIP Behavior

CMOs on Write are considered by the VIP as Write transaction with no data phase. They only have Address phase and Response phase.

CMOs on write channel would be indicated by awomo on write address channel.

For CLEANSHARED or CLEANINVALID on write a single write response will indicate the transaction as observable and complete.

For CLEANSHAREDPERSIST and CLEANSHAREDDEEPPERSIST on write two responses are expected, one response to indicate the transaction as observable and other to indicate the transaction has reached point of persistence.

This ensures that all caches are clean and/or invalid within the specified domain.

These rules are applicable for Write plus CMO transactions:

- 1. A write with CMO has the following attribute constraints:
 - AWDOMAIN is Non-shareable, Inner Shareable, or Outer Shareable.
 - AWCACHE [1] is asserted, the transaction must be Modifiable.
 - AWLOCK is deasserted, Normal access.
- 2. WRITEFULLCMO must be cache line sized and regular transaction.
- 3. WRITEPTLCMO can be less than cache line size and must not cross a cache line boundary.

There are constraints and is_valid checks in the master driver to ensure that the Write plus CMO transactions generated have the fields set based on the above rules.

The transaction flow for a Write with cmo is similar to Write transaction flow.

The master driver will treat the <code>Write_with_cmo</code> request as a Write transaction type.

If a writeptlcmo or writefullcmo transaction is outstanding, it would be considered as if a write transaction is outstanding.

When the responses are received from the Interconnect and after associating them to corresponding transactions, the appropriate checks are performed.

A write with CleanInvalid or CleanShared has a single response beat which indicates that the write and CMO are both observable.

A write with a <code>CleanSharedPersist</code> or <code>CleanSharedDeepPersist</code>, has one response that indicates that the write and is observable and one response that indicates that the write has reached the PoP / PoDP. As with a standalone CSP/CSDP, the completer can optionally combine the two responses into a single beat. The active master driver is updated to be able to receive the two responses together in a single beat or separately.

Passive master VIP Behavior

Passive Master component will sample awsnoop, awcmo signals and other control signals and construct a monitor object. WRITEPTLCMO and WRITEFULLCMO transactions are considered as Write transaction. They would have an address phase, a data phase and a response phase.

When write plus cmo transactions uses CLEANSHARED or CLEANINVALID as the CMO transaction on the write channel a single response will be expected by the Master VIP which will indicate that Write and CMO both are observable.

If write plus CMO transaction uses CLEANSHAREDPERSIST or CLEANSHAREDDEEPPERSIST as the CMO transaction on write channel, then two responses are expected. One response indicates that the transaction is observable and other response which indicates that transaction has reached the point of persistence.

Checks are performed on the monitored transaction as well as the associated response and data to ensure that the rules in the specification are not violated.

Slave VIP Behavior

Currently the slave VIP does not support these features.

Protocol Checks

These are the list protocol checks for these features:

- cache line awburst wrap addr aligned valid check
- · cache line awdomain valid value check
- cache_line_awburst_valid_value_check
- cache line awcache valid value check
- cache_line_awlock_valid_value_check
- full_cache_line_size_check
- writeptlcmo awburst incr valid check
- writeptlcmo awburst wrap valid check
- all responses recieved for write with cmo or cmo on write transaction check
- cache line awsize valid check
- cache line awlen valid value check
- cache line awburst incr addr aligned valid check

For descriptions, you can refer the HTML class reference document.

Limitations

- Functional Coverage is not supported for these features.
- The following components does not support these features:
 - AXI System Monitor
 - AXI Interconnect VIP and
 - AXI Slave VIP.

SYSCO Interface Support in ACE5, ACE5_LITE+DVM Master VIP

The ACE5 SVT VIP supports the protocol feature for Coherency connection signaling based on AMBA ACE5 Issue H Specification. This section provides the details of signal interface, data class updates, usage, functionality, and related checks.

This is applicable to:

- Active and Passive Master agents
- ICN Full Slave
- · System Monitor

Supported Features

- ACE5 Coherency Connection Signal Interface
- Signal Interface
- Active and Passive Master Agents
- Protocol Checks
- Initiating coherency entry and Coherency exit service requests with AXI service sequence
- Active Master Agent capable of auto initiating Coherency Entry
- AXI Service Sequence Collection
- Status class with attributes to indicate the status of the Sysco State Machine
- Handling of AWAKEUP signal w.r.t Sysco Interface and corresponding checks
- Supported with UVM methodology
- Supported with ACE5 Master

- System Monitor support
- ACE5-Lite DVM master supports Coherency Connection Signaling

Unsupported Features and Limitations

- Coherency Connection Signaling is not supported with VMM and OVM methodologies.
- No functional coverage is added.
- ACE5 master does not clean and invalidate the cache before entering the COHERENCY DISCONNECT state. Therefore, it is expected that you must clean and invalidate the cache (through evict/copyback transactions) before the coherency exit service request is issued.
- It is assumed that the svt_axi_port_configuration::num_outstanding_xact
 attribute must be used instead of

```
svt_axi_port_configuration::num_read_outstanding_xact and
svt_axi_port_configuration::num_read_outstanding_xact attributes to specify
the number of outstanding transactions that a master can support.
```

- No passive cache tracking related checks are added in passive agents.
- Sysco signals are added in Parameterized and Bind Master Interfaces but not yet validated
- · Protocol Analyzer support.
- The AXI system monitor snooping based checks are updated to factor in the SYSCO interface status at the masters, as long as it is guaranteed that the SYSCO interface status does not change for any of the masters while there are ongoing transactions in the system.
- · Interconnect VIP support.

Coherency Connection Signaling

Coherency Connection signaling is a four-phase signaling scheme. These signals are used by a master to connect and disconnect from a coherency domain. When a master is connected to the coherency domain, it might receive snoop requests or DVM messages on the AC channel. When disconnected, no snoop requests or DVM messages are received.

Coherency Connection signaling is only applicable to:

- ACE5
- ACE5-LiteDVM

Enabling ACE5 Mode

To use Coherency connection signaling feature, you must define the compile time macro `SVT_ACE5_ENABLE and the configuration attribute svt port configuration::ace version must be set to ACE VERSION 2 0.

Signal Interface

These two signals are added in svt_axi_master_if that are used for coherency connect and disconnect signaling:

- · syscoreq coherency connect request.
- syscoack coherency connect acknowledge.

These signals are used by the master to connect and disconnect from a coherency domain. When a master is connected to the coherency domain, it might receive snoop requests or DVM messages on the AC channel. When disconnected, snoop requests or DVM messages are not received.

Interface

The syscoreq and syscoack signals are added in the interface svt axi master if.

Bind Interface

The syscoreq and syscoack signals are added in the bind interface svt axi master bind if.

Parametrized Interface

The syscoreq and syscoack signals are added in the bind interface svt_axi_master_param_if.

Configuration Parameters

This configuration parameter is added in svt_axi_port_configuration class and you must program this parameter to enable the System Coherency Feature for an ACE master:

· rand bit attribute

```
svt axi port configuration::sysco interface enable = 0
```

It enables Coherency connection signals (SYSCOREQ and SYSCOACK) in the ACE5 or ACE5_LITE_DVM VIP.

When set to 1, SYSCO signals are driven/sampled appropriately by the Master agents.

When set to 0, SYSCO signals are not be driven/sampled by the Master agents.

This is applicable and can be set to 1 only when:

- · compile macro SVT ACE5 ENABLE is defined
- svt_axi_port_configuration :: axi_interface_type is set to AXI_ACE or ACE_LITE with DVM enabled
- svt_axi_port_configuration :: ace_version is set to ACE_VERSION_2_0
- · svt axi port configuration :: axi port kind is set to AXI MASTER

The configuration type is Static and the default value is 0.

Data Class Updates

These attributes are added in the svt_axi_service class. This class is a service transaction class and used to initiate sysco related service request on the axi service sequencer:

```
NOP(0)

COHERENCY_ENTRY(1): Guiding the coherency state to enter into COHERENCY_ENABLED phase.

COHERENCY_EXIT(2): Guiding the coherency state to enter into COHERENCY_DISABLED phase.

rand svt_axi_service :: service_type_enum attribute

svt_axi_service::service_type = NOP
```

VIP Components

The syscoreq and syscoack signals are used by a master to connect and disconnect from a coherency domain. When a master is connected to the coherency domain, it might receive snoop requests or DVM messages on the AC channel. When disconnected, snoop requests or DVM messages are not received.

A master must be connected to a coherency domain before it can cache locations that must be kept hardware coherent. A master can disconnect from a coherency domain when it no longer holds cache lines that must be kept hardware coherent. When disconnected from a coherency domain, the master does not receive snoop transactions and therefore does not need to provide any snoop responses.

When disconnected from coherency, a master must not issue allocating transactions to shareable memory. The following transactions are permitted:

- IO Coherent transactions:
 - ReadOnce
 - WriteUnique
- · Cache Maintenance Operation transactions:
 - CleanShared
 - CleanSharedPersist
 - CleanInvalid
 - MakeInvalid
- · All non-shareable transactions

Master Rules

A master:

- Must be able to respond to snoop transactions when it asserts SYSCOREQ HIGH.
- Must not issue a transaction that permits it to cache a coherent location until it observes SYSCOACK HIGH.
- Must not hold any cached copies of a coherent location when it de-asserts SYSCOREQ LOW. A snoop that is received by the master, after it has de-asserted SYSCOREQ, must give a snoop response indicating that the cache line is invalid.
- Must be able to respond to snoop transactions until it observes SYSCOACK LOW.
- When AWAKEUP is asserted with SYSCOREQ asserted and SYSCOACK de-asserted, it must remain asserted until SYSCOACK is asserted.
- When AWAKEUP is asserted with SYSCOREQ de-asserted and SYSCOACK asserted, it must remain asserted until SYSCOACK is de-asserted. Requests to enter and exit coherency are always initiated by the master.

Interconnect Rules

An interconnect:

- Must be able to service transactions to a coherent location when it asserts SYSCOACK HIGH.
- Must have completed all snoop transactions to this interface before it de-asserts SYSCOACK LOW.

The transactions that would permit a coherent location to be cached are:

- ReadUnique
- ReadClean
- ReadNotSharedDirty
- ReadShared
- CleanUnique
- MakeUnique

Coherency Connection Signaling FSM

Coherency Connection signaling coherency FSM containing the following states is added:

- 1. Coherency Disabled
- 2. Coherency Connect
- 3. Coherency Enabled
- 4. Coherency Disconnect

Coherency Disabled

Master:

- · Must not hold any cached copies of coherent locations.
- Must not issue transactions that allow a coherent location to be cached.
- Not required to respond to snoop transactions.

Interconnect:

- Not required to service transactions that allow a coherent location to be cached.
- · Must not issue snoop transactions.

Coherency Connect

Master:

- Must not issue transactions that allow a coherent location to be cached.
- · Must respond to snoop transactions.

Interconnect:

Not required to service transactions to a coherent location.

Coherency Enabled

Master:

- · Can issue transactions that allow a coherent location to be cached.
- · Must respond to snoop transactions.

Interconnect:

- Must service transactions to a coherent location.
- Can issue snoop transactions.

Coherency Disconnect

Master:

- Must not hold any cached copies of coherent locations.
- Must not issue transactions that allow a coherent location to be cached.
- Must respond to snoop transactions.

Interconnect:

- Not required to service transactions that allow a coherent location to be cached.
- Can complete all required snoop transactions.

ACE5, ACE5_LITEDVM Master Agent

When svt axi port configuration::sysco interface enable is set 1,

- Active Master is updated to drive/sample and monitor the sysco interface signals. An
 FSM class svt_axi_sysco_interface_fsm has been added, which will be initiated in
 the Master. Based on the current sysco signals/sysco interface state, sysco interface
 signals are driven/sampled and the corresponding FSM state will be updated.
- Passive Master is updated to monitor the sysco interface signals. An FSM class
 svt_axi_sysco_interface_fsm has been added, which will be initiated in the Master.
 Based on the sampled current sysco signals corresponding FSM state will be updated.
- Applicable protocol checks will be performed by Active/Passive Master.
- Master handles the dependency of AWAKEUP Signal on the Sysco signals and perform the checks as applicable to Active/Passive Master.

The current sysco interface state can be read using the attribute svt_axi_status::sysco_interface_state.

The following class objects are added in the Master agent:

- 1. svt axi status shared status
- svt_axi_service_sequencer port_svc_seqr

The shared_status handle must be treated as read-only for any access. The state of the sysco interface is indicated by the attribute svt axi status::sysco interface state.

port_svc_seqr is the handle to the AXI service sequencer, from which ACE5 master agent consumes the axi service item (svt_axi_service), does the validity checking and push it on to the driver for processing the provided service request.

Based on the transactions in the active queue, the driver initiates the coherency entry automatically. This means that any coherent transaction that allows coherent location to be cached are present in the active queue, and the driver will automatically initiate the coherency entry by asserting <code>syscoreq</code> signal. Coherency entry can also be initiated by issuing a coherency entry service request/using the sequences provided as described below:

- 1. To initiate the Coherency Entry using sequence:

 svt_axi_service_coherency_entry_sequence have to be run on the AXI service
 sequencer present in the Master agent.
 - Create the sequence handle

```
svt_axi_service_coherency_entry_sequence coherency_entry_seq =
svt_axi_service coherency entry sequence::type id::create($sformatf("coherency entry sequence))
```

Set the sequencer

```
coherency entry seq.set sequencer(<env path>.master[<port id>].port svc seqr);
```

Randomize the sequence

```
coherency_entry_seq.randomize();
```

Start the sequence

```
coherency entry seq.start(<env path>.master[<port id>].port svc seqr,null,-1,1);
```

Can wait for the sysco interfaces state to be COHERENCY ENABLED STATE

```
wait
(<env_path>.master[<port_id>].shared_status.sysco_interface_state ==
svt axi status::COHERENCY ENABLED STATE);
```

- 2. To initiate the Coherency Entry using service item: Create the svt_axi_service item and execute the item on the service sequencer of appropriate master.
 - create svt axi service object svc req
 - Populate the configuration handle svc_req.cfg = <corresponding master configuration
 - Randomize the handle with the constraint service_type to be svt axi service::COHERENCY ENTRY.
 - Execute the service request on the required masters service sequencer.

For a Master to disconnect from the coherency, perform these steps:

- 1. Clean and invalidate the cache (through evict/writeback)
- 2. Wait for the required transactions to complete
- 3. Initiate coherency Exit service request

Note:

Step 1 must be performed by you. Step 2 is done by the Master.

For Step 3, the following are the steps:

To initiate the Coherency Exit using sequence:

svt_axi_service_coherency_exit_sequence have to be run on the AXI service sequencer present in the Master agent.

1. Create the sequence handle

```
svt_axi_service_coherency_exit_sequence coherency_entry_seq =
svt_axi_service_coherency_exit_sequence::type_id::create($sformatf("coherency_exit_
```

2. Set the sequencer

```
coherency exit seq.set sequencer(<env path>.master[<port id>].port svc seqr);
```

3. Randomize the sequence

```
coherency_exit_seq.randomize();
```

4. Start the sequence

```
coherency entry seq.start(<env path>.master[<port id>].port svc seqr,null,-1,1);
```

5. Can wait for the SYSCO interfaces state to be COHERENCY ENABLED STATE

```
wait (<env_path>.master[<port_id>].shared_status.sysco_interface_state
== svt axi status::COHERENCY ENABLED STATE);
```

To initiate the Coherency Entry using service item: Create the svt_axi_service item and execute the item on the appropriate master's service sequencer.

1. create svt axi service object svc req

Populate the configuration handle svc req.cfg = <corresponding master configuration

2. Randomize the handle with the constraint service_type to be svt axi service::COHERENCY ENTRY

Execute the service request on the required masters service sequencer.

Service Sequence Collection

The following AXI service sequences are added:

- svt_axi_service_coherency_entry_sequence: This sequence is used to issue a COHERENCY ENTRY service request. This sequence creates a coherency entry svt_axi_service request with service_typeset to svt_axi_service::COHERENCY_ENTRY and runs it on the AXI port service sequencer. This sequence can be used when the current sysco state is COHERENCY DISABLED STATE.
- svt_axi_service_coherency_exit_sequence: This sequence is used
 to issue a COHERENCY EXIT service request. This sequence creates a
 coherency exit svt_axi_service request with service_type set to
 svt_axi_service::COHERENCY_EXIT_and runs it on the AXI port service

sequencer. This sequence can be used when the current SYSCO state is COHERENCY_ENABLED_STATE, Cache is invalidated (through evict/writeback) and there are no transactions that permit to cache a coherent location.

These service sequences are run on svt axi service sequencer.

Protocol Checks

These protocol checks are added:

- svt_err_check_stats attribute svt_axi_checker::signal_valid_syscoreq_check_during reset
 - Check description: Checks that syscored must be de-asserted during Reset.
 - Pass condition: syscoreq signal is de-asserted during reset.
 - Fail condition: syscoreq signal is not de-asserted during reset.
 - Applicable device type: Passive ACE5 Master
 - Additional information: This check is applicable only when:
 - The macro SVT_ACE5 ENABLE is defined
 - svt_axi_port_configuration :: ace_version is set to svt_axi_port_configuration :: ACE_VERSION_2_0
 - svt axi port configuration :: sysco interface enable is set to 1
- 2. svt_err_check_stats attribute
 svt_axi_checker::signal_valid_syscoack_check_during_reset
 - Check description: Checks that syscoack must be de-asserted during Reset.
 - Pass condition: syscoack signal is de-asserted during reset.
 - Fail condition: syscoack signal is not de-asserted during reset.
 - Applicable device type: ACE5 Master
 - Additional information: This check is applicable only when:
 - The macro SVT ACE5 ENABLE is defined
 - svt_axi_port_configuration :: ace_version is set to svt axi port configuration :: ACE VERSION 2 0
 - svt axi port configuration :: sysco interface enable is set to 1
- 3. svt err check stats attribute svt axi checker::sysco interface illegal state transition

- Check description:
 - Illegal transition of the Coherency Connection Signaling SYSCO Interface State.
 - This check monitors the syscoreq and syscoack signals and detects illegal state transitions.
- Pass condition: Valid state transition as per specification ARM IHI 0022H: E1.8.2
 Coherency Connection signaling states.
- Fail condition: Illegal state transition based on the specification ARM IHI 0022H:
 E1.8.2 Coherency Connection signaling states.
- Applicable device type: ACE5 Master
- Additional information: This check is applicable only when:
 - The macro svt_ace5_enable is defined

```
svt_axi_port_configuration :: ace_version is set to
svt axi port configuration :: ACE VERSION 2 0
```

- svt axi port configuration :: sysco interface enable is set to 1.
- 4. svt err check stats attribute

svt_axi_checker::sysco_interface_coherency_disabled_state_traffic_validity_check

- Check description: During COHERENCY_DISABLED_STATE there must not be any outstanding snoop transactions.
- Pass condition: During COHERENCY_DISABLED_STATE there aren't any outstanding snoop transactions.
- Fail condition: During COHERENCY_DISABLED_STATE there are outstanding snoop transactions.
- Applicable device type: ACE5 Master
- Additional information: This check is applicable only when:
 - The macro svt ace5 enable is defined
 - svt_axi_port_configuration :: ace_version is set to svt axi port configuration :: ACE VERSION 2 0
 - svt axi port configuration:: sysco interface enable is set to 1
- 5. svt_err_check_stats attribute

svt_axi_checker::sysco_interface_coherency_disconnect_state_traffic_validity_check

- Check description:
 - All coherent transactions that can be cached must be completed before entering COHERENCY DISCONNECT STATE.
- Pass condition:
 - All coherent transactions that can be cached are completed before entering COHERENCY DISCONNECT STATE.
- Fail condition:
 - All coherent transactions that can be cached are not completed before entering COHERENCY DISCONNECT STATE.
- Applicable device type: Passive ACE5 Master
- Additional information: This check is applicable only when:
 - The macro SVT ACE5 ENABLE is defined
 - svt_axi_port_configuration :: ace_version is set to svt_axi_port_configuration :: ACE_VERSION_2_0
 - svt axi port configuration:: sysco interface enable is set to 1
- 6. svt err check stats attribute

svt axi checker::sysco interface coherency enabled state traffic validity check

- Check description:
 - A transaction that permits it to cache a coherent location should be issued only in the coherency enabled state.
- Pass condition: A transaction that permits it to cache a coherent location is issued in the coherency enabled state.
- Fail condition: A transaction that permits it to cache a coherent location is issued in the state other than coherency enabled.
- Applicable device type: Passive ACE5 Master
- Additional information: This check is applicable only when:
 - The macro SVT ACE5 ENABLE is defined
 - svt_axi_port_configuration :: ace_version is set to svt_axi_port_configuration :: ACE VERSION 2 0
 - svt axi port configuration :: sysco interface enable is set to 1

- 7. svt_err_check_stats attribute svt_axi_checker::sysco_interface_read_chan_dvm_traffic_validity_check
 - Check description: A master must not issue any DVM messages, except DVM Complete, on its AR channel after it has de-asserted syscoreq.
 - Pass condition: A DVM message (except DVM Complete) is observed on AR channel when sysco interface is in COHERENCY ENABLED STATE.
 - Fail condition: A DVM message (except DVM Complete) is observed on AR channel when sysco interface is not in COHERENCY ENABLED STATE.
 - Applicable device type: Passive ACE5 Master
 - Additional information: This check is applicable only when:
 - The macro SVT ACE5 ENABLE is defined
 - svt_axi_port_configuration :: ace_version is set to svt_axi_port_configuration :: ACE_VERSION_2_0
 - svt axi port configuration :: sysco interface enable is set to 1
- 8. svt_err_check_stats attribute svt axi checker::sysco interface snoop chan dvm traffic validity check
 - Check description: An Interconnect must not issue any DVM messages on its AC channel after it has de-asserted syscoack.
 - Pass condition: A DVM message is observed on AC channel and the syscoack is not yet de-asserted.
 - Fail condition: A DVM message is observed on AC channel and the syscoack is already deasserted.
 - Applicable device type: ACE5 Master
 - Additional information: This check is applicable only when:
 - The macro SVT ACE5 ENABLE is defined
 - svt_axi_port_configuration :: ace_version is set to svt_axi_port_configuration :: ACE VERSION 2 0
 - svt_axi_port_configuration :: sysco_interface_enable is set to 1
- 9. svt_err_check_stats attribute svt axi checker::sysco interface snoop traffic validity check

- Check description: Interconnect must not issue Snoop transactions in COHERENCY DISABLED state.
- Pass condition: Interconnect sends snoops in coherency state other than COHERENCY DISABLED.
- Fail condition: Interconnect issue Snoop transactions in COHERENCY_DISABLED state.
- Applicable device type: ACE5 Master
- Additional information: This check is applicable only when:
 - The macro SVT ACE5 ENABLE is defined
 - svt_axi_port_configuration :: ace_version is set to svt_axi_port_configuration :: ACE VERSION 2 0
 - svt_axi_port_configuration :: sysco_interface_enable is set to 1
- 10. svt_err_check_stats attribute svt_axi_checker:: awakeup_valid_with_sysco_signals_check
 - Check description: Checks that assertion and de-assertion of the AWAKEUP signal guarantee progress of a transition on the Coherency Connection signaling.
 - Pass condition: Check will pass if AWAKEUP signal is deasseted in valid Coherency Connection signaling states COHERENCY_DISABLED_STATE and COHERENCY ENABLED STATE.
 - Fail condition: Check will fail if AWAKEUP signal is deasseted in invalid Coherency Connection signaling states COHERENCY_CONNECT_STATE and COHERENCY_DISCONNECT_STATE.
 - Applicable device type: Passive Master
 - Additional information: This check is applicable only when:
 - The macro SVT ACE5 ENABLE is defined
 - svt_axi_port_configuration :: ace_version is set to svt_axi_port_configuration :: ACE VERSION 2 0
 - svt axi port configuration :: sysco interface enable is set to 1
 - svt axi port configuration :: awakeup enable is set to 1

AXI System Monitor

These existing Snooping based checks in the AXI System monitor are updated to factor in the SYSCO interface status at the masters:

- · svt axi system checker::interconnect dvm operation snoop transaction association check
- svt_axi_system_checker::interconnect_dvm_complete_issue_check
- · svt axi system checker::interconnect dvm sync snoop transaction association check
- · svt axi system checker::coherent resp start conditions check

The above checks are updated to not fire any errors if Snoops are not observed at masters that have the System Coherency feature enabled but are not in Coherency Enabled state.

The updates are designed to work as intended only when it can be guaranteed that the Coherency States of all the masters in the system remain constant throughout the lifetime of the coherent or DVM transactions.

The system monitor cannot currently handle scenarios where the Coherency state of any of the master changes while a coherent or DVM transaction is in progress.

Checks Summary

These are the checks that are added:

- · signal valid syscoreq check during reset
- · signal valid syscoack check during reset
- sysco interface illegal state transition
- · sysco interface coherency disabled state traffic validity check
- · sysco interface coherency disconnect state traffic validity check
- sysco interface coherency enabled state traffic validity check
- sysco interface read chan dvm traffic validity check
- sysco interface snoop chan dvm traffic validity check
- · sysco interface snoop traffic validity check
- · awakeup valid with sysco signals check

Support for User Injected Parity Check Feature

This section describes the user injection feature for parity signals which are supported in AXI H.c and AXI-J specification. This feature is supported on the following AMBA interfaces:

- AXI5
- ACE5-LITE
- ACE5LITE DVM

These features are supported:

- Mechanism to inject user-provided parity value on the respective parity signals supported in AXI5, ACE5-Lite, ACE5 LITE DVM VIPs.
- Both active master and active slave components across all AXI channels.
- When the user parity injection mechanism is disabled, the VIP internally generates
 the appropriate parity signals and drives them on to the interface on respective parity
 signals.

User Interface

You are required to define the macro SVT_ACE5_ENABLE and set svt_axi_port_configuration::ace_version to ACE_VERSION_2_0, along with respective AXI H.c and AXI-J specification feature related macros (if any) to enable the parity feature.

Configuration Parameters

The parity scheme employed on the port is defined by the property svt_axi_port_configuration::check_type. The check type has the following values:

- FALSE: Parity check feature is disabled.
- ODD_PARITY_BYTE_DATA: Odd parity checking is done only for data signals which
 are named with DATA at the end. Each bit of the parity signal covers exactly 8 bits of
 such data signal.
- ODD_PARITY_BYTE_ALL: Odd parity checking is done for all signals. Each bit of the
 parity signal generally covers up to 8 bits. However, a parity bit can cover more than 8
 bits when the configuration requires it.

The default value of this Check Type variable is FALSE.

AXI Data Class Updates

These fields are added in $svt_axi_transaction$ class:

Table 16 Transaction class attributes

Field Name	Description
bit svt_axi_transaction::auto_parity_gen_enable = 1;	 This transaction class attribute controls the mechanism for generation of parity values for parity signals. When the attribute value is set to 1, the VIP driver internally generates the appropriate parity values for respective parity signals and drives them on to the interface. When the attribute value is set to 0, the VIP driver simply drives the parity signals with respective parity values provided by the user on to the interface. The above attribute is applicable and holds same functionality for both active master and active slave components and across all AXI channels. Default value of the attribute is 1.
typedef enum {PARITY_ERROR_NOT_SET, AWIDCHK_EN, AWADDRCHK_EN, AWLENCHK_EN, AWCTLCHKO_EN, AWCTLCHK1_EN, AWCTLCHK2_EN, AWCTLCHK3_EN, AWNSAIDCHK_EN, AWUSERCHK_EN, AWSTASHNIDCHK_EN, AWSTASHLPIDCHK_EN, AWTRACECHK_EN, AWLOOPCHK_EN, AWMMUCHK_EN, AWMMUSIDCHK_EN, AWMMUSSIDCHK_EN, AWMPAMCHK_EN, WDATACHK_EN, WSTRBCHK_EN, WLASTCHK_EN, WSTRBCHK_EN, WPOISONCHK_EN, BRESPCHK_EN, BIDCHK_EN, BRESPCHK_EN, BUSERCHK_EN, BTRACECHK_EN, BLOOPCHK_EN, ARIDCHK_EN, ARADDRCHK_EN, ARCTLCHK1_EN, ARCTLCHK0_EN, ARCTLCHK1_EN, ARCTLCHK0_EN, ARCTLCHK3_EN, ARNSAIDCHK_EN, ARCTLCHK3_EN, ARNSAIDCHK_EN, ARUSERCHK_EN, ARMMUCHK_EN, ARMMUSIDCHK_EN, ARMMUSSIDCHK_EN, ARMMUSIDCHK_EN, RAMMUSSIDCHK_EN, ARMPAMCHK_EN, RIDCHK_EN, RDATACHK_EN, RRESPCHK_EN, RLASTCHK_EN, RUSERCHK_EN, RLOOPCHK_EN, RTRACECHK_EN, RLOOPCHK_EN, RTRACECHK_EN, RLOOPCHK_EN, RTRACECHK_EN, RLOOPCHK_EN, RTRACECHK_EN, RLOOPCHK_EN, RCHUNKCHK_EN }user_inject_parity_signal_en um;	This transaction class attribute is used as an index for associative array user_inject_parity_signal_array[user_inject_parity_signal_enum]. The default value of the attribute is PARITY_ERROR_NOT_SET.

Table 16 Transaction class attributes (Continued)

Field Name	Description
bit user_inject_parity_signal_array[user_inject_parity_signal_enum];	This transaction class attribute controls nature of the value that has to be driven on different parity signals by the VIP. • When a respective index of the array for a parity signal is set to 1 and svt_axi_transaction::auto_parity_gen_ena ble is set to '0'. VIP drives user provided parity value on the respective parity signal. For example, for the VIP to drive a user provided parity value on AWIDCHK parity signal. You must set the transaction attributes as: • svt_axi_transaction::auto_parity_gen_en able must be set to '0'. • svt_axi_transaction::user_inject_parity_signal_array[AWIDCHK_EN] must be set to '1'. • Assign required parity value on 'svt_axi_transaction::awid_chk' transaction attribute. The value assigned by the user on this transaction attribute will be driven on AWIDCHK parity signal by the VIP. For other parity signals, whose respective signal indexes in svt_axi_transaction::user_inject_parity_signal_enum] array are not set to '1' are driven by the VIP with a parity value computed internally by the VIP.

These transaction attributes are added in the transaction class and these attributes need to be programmed by you with a parity value that is to be driven on the respective parity signals by the VIP:

- · Write address channel
 - awid_chk
 - awaddr_chk
 - awlen_chk
 - ∘ awctl0_chk
 - ∘ awctl1_chk
 - awctl2_chk

- awctl3_chk
- awnsaid_chk
- awstashnid_chk
- awstashlpid_chk
- awuser_chk
- awtrace_chk
- awloop_chk
- awmmu_chk
- awmmusid_chk
- awmmussid chk
- awmpam_chk

Read address channel

- arid_chk
- araddr_chk
- arlen_chk
- arctl0_chk
- arctl1_chk
- arctl2_chk
- arctl3_chk
- arnsaid_chk
- aruser_chk
- artrace_chk
- arloop_chk
- armmu_chk
- armmusid chk
- armmussid_chk
- ∘ armpam_chk

- Write data channel
 - wdata_chk
 - wstrb_chk
 - wlast_chk
 - wuser_chk
 - wpoison_chk
 - wtrace_chk
- · Write response channel
 - bid_chk
 - bresp chk
 - buser_chk
 - btrace_chk
 - bloop_chk
- · Read data channel
 - rid_chk
 - rdata_chk
 - rresp_chk
 - rlast_chk
 - ruser_chk
 - rpoison_chk
 - rtrace_chk
 - rloop_chk
 - rchunk_chk

The following fields are added in $svt_axi_snoop_transaction$ class:

Field Name	Description
<pre>bit svt_axi_snoop_transaction::auto_parity_gen _enable = 1;</pre>	This transaction class attribute controls the mechanism for generation of parity values for parity signals. When the attribute value is set to 1, the VIP driver internally generates the appropriate parity values for respective parity signals and drives them on to the interface. When the attribute value is set to 0, the VIP driver simply drives the parity signals with respective parity values provided by the user on to the interface. The above attribute is applicable and holds same functionality for both active master and active slave components and across all AXI channels. The default value of the attribute is 1.
typedef enum {PARITY_ERROR_NOT_SET, ACADDRCHK_EN, ACCTLCHK_EN, ACVMIDEXTCHK_EN, ACTRACECHK_EN, CRRESPCHK_EN, CRTRACECHK_EN, CRNSAIDCHK_EN }user_inject_parity_signal_e num;	This transaction class attribute is used as an index for associative array user_inject_parity_signal_array[user_inject_parity_signal_enum]. * Default value of the attribute is PARITY_ERROR_NOT_SET.
<pre>bit user_inject_parity_signal_array[user_injec t_parity_signal_enum];</pre>	This transaction class attribute controls nature of the value that must be driven on different parity signals by the VIP. * When a respective index of the array for a parity signal is set to 1 and svt_axi_transaction::auto_parity_gen_enable is set to '0'. VIP drives user provided parity value on the respective parity signal.For example, for the VIP to drive an user-provided parity value on ACADDRCHK parity signal. You must set the transaction attributes as:svt_axi_transact:on::auto_parity_gen_enable must be set to '0'.svt_axi_transaction::user_inject_parity_signal_array[ACADDRCHK_EN] must be set to '1'.Assign the required parity value on svt_axi_snoop_transaction::acadr_chk transaction attribute. The value assigned by you on this transaction attribute is driven on ACADDRCHK parity signal by the VIP.For other parity signals, whose respective signal indexes in svt_axi_transaction::user_inject_parity_signal_array[user_inject_parity_signal_enum] array are not set to '1', are driven by the VIP with a parity value computed internally by the VIP.

These transaction attributes are added in the transaction class and these attributes need to be programmed by you with the parity value that is to be driven on the respective parity signals by the VIP:

Snoop address channel

- acaddr_chk
- acctl chk

- · acvmidext chk
- · actrace chk

Snoop response channel

- crresp_chk
- crtrace_chk

Note:

The width of the above transaction attributes will be same as the width of their respective parity signals on the interface.

The signals covered/supported by the above transaction parity check attributes are as per the AXI-H.c and AXI-J specification.

When the user inject parity feature is disabled, VIP computes the parity value internally and stores the value in these transaction attributes. These values are then driven on the respective parity signals by the VIP.

When the user inject parity feature is enabled, you must provide the value on these transaction attributes for respective parity signals. These values are then driven on the respective parity signals by the VIP.

Above attributes are only for transaction related parity signals. The next subsection describes the user injection for non-transaction parity signals like *VALIDCHK and *READYCHK signal. Here, * represents AXI Channels: AW, AR, W, B, R, AC, CR.

Parity Support for Non-transaction Parity Signals

User injection support for non-transaction parity signals is supported through driver callback.

These changes are made to support the user injection feature for non-transaction parity signals i.e., *VALIDCHK and *READYCHK signals.

- 1. A callback function is added in the master(svt_axi_master_callback) and slave(svt_axi_master_callback) driver callback classes: modify_computed_parity_value(svt_axi_callback_data xact parity chk data).
- 2. A new callback data class is added with the class name svt_axi_callback_data.

Callback Data Class

A new callback data class is added with the class name svt axi callback data.

Note:

svt_axi_callback_data is just like any transaction class and is not related to any callback class nor is extended from any callback classes.

It holds the data attributes that are used in processing

 ${\tt modify_computed_parity_value}$ (${\tt svt_axi_callback_data}$ xact_parity_chk_data). You can find more details about the usage of the callback in the subsequent sections with an example.

These data class attributes are present in the class:

Data Class Attributes	Description
typedef enum {CONTEXT_NOT_SET, DRIVE_AWVALIDCHK, DEASSERT_AWVALIDCHK, DRIVE_AWREADYCHK, DEASSERT_AWREADYCHK, DRIVE_ARVALIDCHK, DEASSERT_ARVALIDCHK, DRIVE_ARREADYCHK, DEASSERT_ARREADYCHK, DRIVE_WVALIDCHK, DEASSERT_WVALIDCHK, DRIVE_WREADYCHK, DEASSERT_WREADYCHK, DRIVE_BVALIDCHK, DEASSERT_BVALIDCHK, DRIVE_BREADYCHK, DEASSERT_BREADYCHK, DRIVE_RVALIDCHK, DEASSERT_RVALIDCHK, DRIVE_RREADYCHK, DEASSERT_RREADYCHK, DRIVE_ACVALIDCHK, DEASSERT_ACVALIDCHK, DRIVE_CRREADYCHK, DEASSERT_CRREADYCHK, PRIVE_CRREADYCHK, DEASSERT_CRREADYCHK, } context_enum; context_enum parity_context;	This transaction class attribute is used to provide the context for the modify_computed_parity_value(svt_axi_c allback_data xact_parity_chk_data) callback being called. The default value of the attribute is CONTEXT_NOT_SET.
<pre>typedef enum { SUB_CONTEXT_NOT_SET } sub_context_enum; su b_context_enum parity_sub_context;</pre>	This transaction class attribute is used to provide the sub-context for the modify_computed_parity_value(svt_axi_c allback_data xact_parity_chk_data) callback being called. The default value of the attribute is SUB_CONTEXT_NOT_SET.Currently there are no sub-context added for the current support.
typedef enum { PARITY_SIGNAL_NOT_SET, AWVALIDCHK, AWREADYCHK,ARVALIDCHK, ARREADYCHK, WVALIDCHK,WREADYCHK,BVALIDCHK, BREADYCHK,RVALIDCHK,RREADYCHK, ACVALIDCHK,ACRREADYCHK,CRVALIDCHK, CRREADYCHK}parity_signal_enum;parity_signa l_enum parity_signal_context;	This transaction class attribute is used to provide the parity signal for which the modify_computed_parity_value(svt_axi_c allback_data xact_parity_chk_data) callback is being called. The default value of the attribute is PARITY_SIGNAL_NOT_SET.

Data Class Attributes	Description
bit awvalid;bit awready;bit wvalid;bit wready;bit bvalid;bit bready;bit arvalid;bit arready;bit rvalid;bit rready;bit acvalid;bit acready;bit crvalid;bit crready	These transaction class attributes are used to provide the calculated parity value of the respective signals. You can use these variables only to read the value and are not expected to modify the values as it will have no affect on the driving of these signals. These signals are only to help user to read the value of the *valid and *ready signals and decide on whether to modify the parity check signals or not.
bit awvalid_chk;bit awready_chk;bit wvalid_chk;bit wready_chk;bit bvalid_chk;bit bready_chk;bit arvalid_chk;bit arready_chk;bit rready_chk;bit acready_chk;bit acready_chk;bit crvalid_chk;bit	These transaction class attributes are used to modify the parity value on respective parity signals. You can use these variables to modify the parity value which is expected to be driven on the respective parity signals on the interface.
`SVT_TRANSACTION_TYPE chk_xact;	A handle to `SVT_TRANSACTION_TYPE class handle is provided in the svt_axi_callback_data class. The handle is populated with current on-going transaction by the driver. You can use this handle as read-only while deciding on the error injection.

You are not expected to modify the following attributes. Even if the values are changed by the user through provided callback. It would have no effect on the transaction and the driving of the parity signals.

context_enum parity_context (READY-ONLY)

You can check this attribute value to decide whether to modify the parity value of the signal or not. The value is populated by the VIP to give a context for calling the callback at a particular point in the simulation. Hence, it helps you to decide whether to modify the parity value at that point or not.

• sub_context_enum parity_sub_context (READY-ONLY)

You can check this attribute value to decide whether to modify the parity value of the signal or not.

The value is populated by the VIP, to give a sub-context for calling the callback at a particular point in the simulation. Hence, it helps you to decide whether to modify the parity value at that point or not.

• parity signal enum parity signal context (READY-ONLY)

You can check this attribute value to decide whether to modify the parity value of the signal or not. The value is populated by the VIP to give details on the parity signal for which the callback is being called at a particular point in the simulation. Therefore, it helps you to decide whether to modify the parity value at that point or not.

Callback to Modify Non-Transaction Parity Signals

A callback is added in the master (svt_axi_master_callback) and slave (svt_axi_master_callback) callback classes:

modify_computed_parity_value(svt_axi_callback_data_xact_parity_chk_data) to allow you to modify the parity value of the non-transaction parity signals.

All the related attributes in the <code>xact_parity_chk_data</code> are populated by the VIP as described above. You can read the relevant attributes to decide on whether to modify the parity value or not.

Note:

The context for the callback being called at a given time is given through the attribute svt_axi_callback_data::parity_context.

The master driver calls the

modify_computed_parity_value(svt_axi_callback_data xact_parity_chk_data) callback while driving parity signals which are to be driven by master driver like awvalidchk etc. and the slave driver calls the callback modify_computed_parity_value(svt_axi_callback_data xact_parity_chk_data) while driving parity signals which are to be driven by the slave like awreadychk etc.

You can use the {}signal_chk attributes to modify the parity value. ({*}*signal: *VALID/*READY)

VIP drives the value provided on the **signal_chk attributes on the respective parity signals on the interface.

Signal Interface

These signals are added in master and slave interfaces.

Table 17 AXI Write Address Channel Check Signals

Check Signal	Signals Covered	Check Signal Width	Configurations for Check Enable in VIP	AXI (H,.c)	AXI (J)
AWVALIDCHK	AWVALID	1	Nil	Supported	Supported

Table 17 AXI Write Address Channel Check Signals (Continued)

Check Signal	Signals Covered	Check Signal Width	Configurations for Check Enable in VIP	AXI (H,.c)	AXI (J)
AWREADYCHK	AWREADY	1	Nil	Supported	Supported
AWIDCHK	AWIDUNQ, AWID	[(`CEIL((`SVT_AXI_MAX_ID_WIDTH+ 1),8))-1:0]	awid_enable	Supported	Supported
		AWIDUNQ is not present:[('CEIL('SVT_AXI_MAX_ID_W IDTH,8))-1:0]			
AWADDRCHK	AWADDR	[(`CEIL(`SVT_AXI_MAX_ADDR_WIDT H,8))-1:0]	Nil	Supported	Supported
AWLENCHK	AWLEN	1	awlen_enable	Supported	Supported
AWCTLCHK0	AWSIZE,A WBURST,A WLOCK,A WPROT,A WNSE	1	awctlchk0_enable	Supported	Supported
AWCTLCHK1	AWREGIO N,AWCAC HE,AW QOS	1	awctlchk1_enable	Supported	Supported
AWCTLCHK2	AWDOMAI NAWSN OOP	1	awctlchk2_enable	Not Supported Signal supported only in ACE5-Lite	Supported WUNIQUE and AWBAR not yet supported AWUNI QUE and AWBAR signals removed from AXI-a specificati on.
AWCTLCHK3	AWATOP,A WCMO,AW TAGOP	1	awctlchk3_enable	Supported AWTAGOP is not yet supported in VIP	Supported WTAGOP is not yet supported in VIP

Table 17 AXI Write Address Channel Check Signals (Continued)

Check Signal	Signals Covered	Check Signal Width	Configurations for Check Enable in VIP	AXI (H,.c)	AXI (J)
AWNSAIDCHK	AWNSAID	1	enable_non_secur e_access_identifi ers	Supported	Supported
AWUSERCHK	AWUSER	[(`CEIL(`SVT_AXI_MAX_ADDR_USER _WIDTH,8))-1:0]	awuser_enable	Supported	Supported
AWSTASHNID CHK	AWSTASH NID,AWST ASHNIDEN	1	cache_stashing_e nable	Supported	Supported
AWSTASHLPID CHK	AWSTASH LPID,AWS TASHLPI DEN	1	cache_stashing_e nable	Supported	Supported
AWTRACECHK	AWTRACE	1	trace_tag_enable	Supported	Supported
AWLOOPCHK	AWLOOP	1	enable_loopback_ signaling	Supported	Supported
AWMMUCHK	AWMMUAT ST,AWMM UFLOW,A WMMUSE CSID,AWM MUSSIDV, AWMMUVA LID	1	addr_translation_e nable,untranslated _transactions = {UNTR_V1, UNTR_V2, UNTR_V3}	Supported	Supported
AWMMUSID CHK	AWMMU SID	[(`CEIL(`SVT_AXI_MAX_MMUSID_WIDTH,8))-1:0]	addr_translation_e nable	Supported	Supported
AWMMUSSID CHK	AWMMUS SID	[(`CEIL(`SVT_AXI_MAX_MMUSSID_W IDTH,8))-1:0]	addr_translation_e nable	Supported	Supported
AWMPAMCHK	AWMPAM	1	awmpamchk_enab le,enable_mpam= MPAM_9_1	Supported	Supported

Check Signal	Signals Covered		Configurations for Check Enable in VIP	AXI (H.c)	AXI (J)
ARVALIDCHK	ARVALID	1	Nil	Supported	Supported

Check Signal	Signals Covered	Check Signal Width	Configurations for Check Enable in VIP	AXI (H.c)	AXI (J)
ARREADYCHK	ARREADY	1	Nil	Supported	Supported
ARIDCHK	ARIDUNQ,A RID	[(`CEIL((`SVT_AXI_MAX_ID_W IDTH+1),8))-1:0] 	arid_enable	Supported	Supported
ARADDRCHK	ARADDR	[(`CEIL(`SVT_AXI_MAX_ADDR _WIDTH,8))-1:0]	Nil	Supported	Supported
ARLENCHK	ARLEN	1	arlen_enable	Supported	Supported
ARCTLCHK0	ARSIZE,ARB URST,ARLOC K,ARPROT,A RNSE	1	arctlchk0_enable	Supported	Supported
ARCTLCHK1	ARREGION,A RCACHE,AR QOS	1	arctlchk1_enable	Supported	Supported
ARCTLCHK2	ARDOMAIN,A RSNOOP	1	arctlchk2_enable	Not Supported Signal supported only in ACE5-Lite	Supported AWBAR not yet supported. AWBAR signal removed from AXI-J specificati on.
ARCTLCHK3	ARVMIDEXT, ARCHUNK EN, ARTAGOP	1	arctlchk3_enable	Supported AWTAGOP is not yet supported in VIP	SupportedA WTAGOP is not yet supported in VIP
ARNSAIDCHK	ARNSAID	1	enable_non_secur e_access_identifi ers	Supported	Supported
ARUSERCHK	ARUSER	[(`CEIL(`SVT_AXI_MAX_DATA _USER_WIDTH,8))-1:0]	aruser_enable	Supported	Supported
ARTRACECHK	ARTRACE	1	trace_tag_enable	Supported	Supported

Check Signal	Signals Covered	Check Signal Width	Configurations for Check Enable in VIP	AXI (H.c)	AXI (J)
ARLOOPCHK	ARLOOP	1	enable_loopback_ signaling	Supported	Supported
ARMMUCHK	ARMMUATST ARMMUFLO W,ARMMUSE CSID,ARMMU SSIDV,ARMM UVALID	1	addr_translation_e nable, untranslated_trans actions = {UNTR_V1, UNTR_V2, UNTR_V3}	Supported	Supported
ARMMUSIDCHK	ARMMUSID	[(`CEIL(`SVT_AXI_MAX_MMU SID_WIDTH,8))-1:0]	addr_translation_ enable	Supported	Supported
ARMMUSSID CHK	ARMMUSSID	[(`CEIL(`SVT_AXI_MAX_MMU SSID_WIDTH,8))-1:0]	addr_translation_ enable	Supported	Supported
ARMPAMCHK	ARMPAM	1	armpamchk_enab le, enable_mpam=MP AM_9_1	Supported	Supported

Table 18 AXI WRITE DATA Channel Check Signals

Check Signal	Signals Covered	Check Signal Width	Configurations for Check Enable in VIP	AXI (H.c)	AXI (J)
WVALIDCHK	WVALID	1	Nil	Supported	Supported
WREADYCHK	WREADY	1	Nil	Supported	Supported
WDATACHK	WDATA	[(`CEIL(`SVT_AXI_MAX_D ATA_WIDTH,8))-1:0]	wdatachk_enable	Supported	Supported
WSTRBCHK	WSTRB	[(`CEIL((`SVT_AXI_MAX_D ATA_WIDTH/8),8))-1:0]	wstrbchk_enable	Supported	Supported
WTAGCHK	WTAG,WTAGU PDATE	ceil (DATA_WIDTH/128)WTAG CHK[n] is the parity of {WTAGUPDATE[n], WTAG[4n+3:4n]}	Nil	Not Supported	Not Supported
WLASTCHK	WLAST	1	wlast_enable	Supported	Supported

Table 18 AXI WRITE DATA Channel Check Signals (Continued)

Check Signal	Signals Covered	Check Signal Width	Configurations for Check Enable in VIP	AXI (H.c)	AXI (J)
WUSERCHK	WUSER	[(`CEIL(`SVT_AXI_MAX_ DATA_USER_WIDTH,8))-1 :0]	wuser_enable	Supported	Supported
WPOISON CHK	WPOISON	[(`CEIL(`SVT_AXI_MAX_ DATA_WIDTH,512))-1:0]	poison_enable	Supported	Supported
WTRACECHK	WTRACE	1	trace_tag_enable	Supported	Supported

Check Signal	Signals Covered	Check Signal Width	Configurations for Check Enable in VIP	AXI (H.c)	AXI (J)
BVALIDCHK	BVALID	1	Nil	Supported	Supported
BREADYCHK	BREADY	1	Nil	Supported	Supported
BIDCHK	BIDUNQ,BID	[(`CEIL((`SVT_AXI_MAX_I D_WIDTH+1),8))-1:0]	bid_enable	Supported	Supported
		If BIDUNQ is not present:[(`CEIL(`SVT_AXI_MAX_ID_WIDTH,8))-1:0]			
BRESPCHK	BRESP,BCOMP, BPERSIST,BTA GMATCH		bresp_enable	Supported	Supported
BUSERCHK	BUSER	[(`CEIL(`SVT_AXI_MAX_B RESP_USER_WIDTH,8))-1 :0]	buser_enable	Supported	Supported
BTRACECHK	BTRACE	1	trace_tag_enable	Supported	Supported
BLOOPCHK	BLOOP	1	enable_loopback_ signaling	Supported	Supported

Check Signal	Signals Covered	Check Signal Width	Configurations for Check Enable in VIP	AXI (H.c)	AXI (J)
RVALIDCHK	RVALID	1	Nil	Supported	Supported
RREADYCHK	RREADY	1	Nil	Supported	Supported

Check Signal	Signals Covered	Check Signal Width	Configurations for Check Enable in VIP	AXI (H.c)	AXI (J)
RIDCHK	RIDUNQ,RID	[(`CEIL((`SVT_AXI_MAX_I D_WIDTH+1),8))-1:0]	rid_enable	Supported	Supported
		If RIDUNQ is not present:[(`CEIL(`SVT_AXI_MAX_ID_WIDTH,8))-1:0]			
RDATACHK	RDATA	[(`CEIL(`SVT_AXI_MAX_D ATA_WIDTH,8))-1:0]	rdatachk_enable	Supported	Supported
RTAGCHK	RTAG	ceil (DATA_WIDTH/128)RTAG CHK[n] is the parity of RTAG[4n+3:4n]	Nil	Not Supported	Not Supported
RRESPCHK	RRESP	1	rresp_enable	Supported	Supported
RLASTCHK	RLAST	1	rlast_enable	Supported	Supported
RUSERCHK	RUSER	[(`CEIL(`SVT_AXI_MAX_D ATA_USER_WIDTH,8))-1 :0]	ruser_enable	Supported	Supported
RPOISONCHK	RPOISON	[(`CEIL(`SVT_AXI_MAX_D ATA_WIDTH,512))-1:0]	poison_enable	Supported	Supported
RTRACECHK	RTRACE	1	trace_tag_enable	Supported	Supported
RLOOPCHK	RLOOP	1	enable_loopback_sig naling	Supported	Supported
RCHUNKCHK	RCHUNKV,RCH UNKNUM,RCHU NKSTRB	1	rdata_chunking_ena ble	Supported	Supported

Check Signal	Signals Covered	Check Signal Width	Configurations for Check Enable in VIP	AXI (H.c)	AXI (J)
ACVALIDCHK	ACVALID	1	Nil	Supported	Supported
ACREADY CHK	ACREADY	1	Nil	Supported	Supported
ACADDRCHK	ACADDR	[(`CEIL(`SVT_AXI_ACE_S NOOP_ADDR_WIDTH,8))- 1:0]	Nil	Supported	Supported

Check Signal	Signals Covered	Check Signal Width	Configurations for Check Enable in VIP	AXI (H.c)	AXI (J)
ACVMIDEXT CHK	ACVMIDEXT	1	dvm_version	Supported	Supported
ACTRACE CHK	ACTRACE	1	Nil	Supported	Supported
ACCTLCHK	ACSNOOP,ACP ROT	1	acctlchk_enable	Supported	Not Supported

Check Signal	Signals Covered	Check Signal Width	Configurations for Check Enable in VIP	AXI (H.c)	AXI (J)
CRVALIDCHK	CRVALID	1	Nil	Supported	Supported
CRREADYCHK	CRREADY	1	Nil	Supported	Supported
CRTRACECHK	CRTRACE		trace_tag_enable	Supported	Supported
CRRESPCHK	CRRESP	1	crrespchk_enable	Supported	Not Supported
CRNSAIDCHK	CRNSAID	1	Nil	Supported	Not Supported

Check Signal	Signals Covered	Check Signal Width	Configurations for Check Enable in VIP	AXI (H.c)	AXI (J)
AWAKEUPCHK	AWAKEUP	1	Nil	SupportedValidat ion Pending(Error Injection not supported)	SupportedV alidation Pending(Er ror Injection not supported)
ACWAKEUPCHK	ACWAKEUP	1	Nil	SupportedValidat ion Pending(Error Injection not supported)	SupportedV alidation Pending(Er ror Injection not supported)

Check Signal	Signals Covered	Check Signal Width	Configurations for Check Enable in VIP	AXI (H.c)	AXI (J)
VARQOSACCEPTCHK	VARQOSACCEPT	1	Nil	Not Supported	Not Supported
VAWQOSACCEPTCHK	VAWQOSACCEPT	1	Nil	Not Supported	Not Supported

Check Signal	Signals Covered	Check Signal Width	Configurations for Check Enable in VIP	AXI (H.c)	AXI (J)
SYSCOREQCHK	SYSCOREQ	1	Nil	Not Supported	Not Supported
SYSCOACKCHK	SYSCOACK	1	Nil	Not Supported	Not Supported

All above mentioned signals are added in the interface svt_axi_master_if, svt_axi_slave_if, svt_axi_master_bind_if, and svt_axi_slave_bind_if. Parameterized interface is not yet supported.

AXI VIP Components

AXI Active Master

• When the check type is set to ODD PARITY BYTE DATA:

This check type is applicable to AXI5/ACE-5 Lite parity signals which end with 'DATA' in their name, which is WDATA/RDATA.

- When the user injection feature is enabled, the active master VIP drives the parity value provided by the user on the respective parity signals.
- When the user injection feature is disabled, the active master VIP internally generates the parity value and drives them on the respective parity signals.
- The active master VIP samples the parity signals (RDATACHK),
 populates the value in the respective transaction attribute and performs
 rdatachk_parity_calculated_rdata_parity_check parity check on the signal.
- When the check_type is set to ODD_PARITY_BYTE_ALL:

This check type is applicable to all AXI5/ACE-5 Lite parity signals.

- When the user injection feature is enabled, the active master VIP drives the parity value provided by the user on the respective parity signals.
- When the user injection feature is disabled, the active master VIP internally generates the parity values and drives them on the respective parity signals.
- The active master VIP samples the parity signals, populates the values in the respective transaction attributes and performs relevant parity checks on the signals.

AXI Passive Master

- When the check_type is set to <code>ODD_PARITY_BYTE_DATA</code>:
 - This check type is applicable to AXI5/ACE-5 Lite parity signals which end with 'DATA' in their name, which is WDATA/RDATA.
 - The passive master VIP samples the parity signals. populates the value in the respective transaction attribute and performs relevant parity checks on the signals.
- When the check_type is set to ODD PARITY BYTE ALL:
 - This check type is applicable to all AXI5/ACE-5 Lite parity signals.
 - The passive master VIP samples the parity signals, populates the values in the respective transaction attributes and performs relevant parity checks on the signals.

AXI Active Slave

• When the check type is set to ODD PARITY_BYTE_DATA:

This check type is applicable to AXI5/ACE-5 Lite parity signals which end with 'DATA' in their name, which is WDATA/RDATA.

AXI active slave samples the parity signals (WDATACHK), populates the value in the respective transaction attribute and performs wdatachk_parity_calculated_rdata_parity_check protocol checks. If an error is detected, then it will be converted into poison and store in the slave memory.

- When the user injection feature is enabled, the active slave VIP drives the parity value provided by the user on the respective parity signals.
- When the user injection feature is disabled, the active slave VIP internally generates the parity values and drives them on the respective parity signals.
- When the check type is set to ODD PARITY BYTE ALL:

This check type is applicable to all AXI5/ACE-5 Lite parity signals.

- When the user injection feature is enabled, the active slave VIP drives the parity value provided by you on the respective parity signals.
- When the user injection feature is disabled, the active slave VIP internally generates the parity values and drives them on the respective parity signals.
- The active slave VIP samples the parity signals, populates the values in the respective transaction attributes and performs relevant parity checks on the signals.

AXI Passive Slave

- When the check_type is set to <code>ODD_PARITY_BYTE_DATA</code>:
 - This check type is applicable to AXI5/ACE-5 Lite parity signals which end with 'DATA' in their name, which is WDATA/RDATA.
 - The passive slave VIP samples the parity signals. populates the value in the respective transaction attribute and performs relevant parity checks on the signals.
- When the check_type is set to odd parity byte all:
 - This check type is applicable to all AXI5/ACE-5 Lite parity signals.
 - The passive slave VIP samples the parity signals, populates the values in the respective transaction attributes and performs relevant parity checks on the signals.

AXI Interconnect

The AXI interconnect VIP does not support parity check signals.

Protocol Checks

These protocol checks are present in the AXI VIP to perform parity checks:

- rdatachk_parity_calculated_rdata_parity_check: Checks whether sampled read transaction RDATACHK is the same as calculated parity value from RDATA","ACE5, AXI5","parity checks.
- wdatachk_parity_calculated_wdata_parity_check: Checks whether sampled
 write transaction WDATACHK is the same as calculated parity value from WDATA. If
 error is detected, then it will be converted into poison","ACE5, AXI5","parity checks.
- received_parity_calculated_parity_check: Checks whether observed parity value seen in *chk signals match that of calculated parity value from their respective signals","ACE5, AXI5","parity checks.

Limitations

These are the limitations for user injected parity check feature:

- For transaction level parity check signals, the user injection support in parity signals at beat level transfers is not supported.
- User injection support is added only for transaction level signals and *VALIDCHK/
 *READYCHK signals (where the above line represents AW, AR, W, B, R, AC, CR
 channels only).
- User injection support for AWAKEUP/ACWAKEUP signals are not supported.
- These scenarios are supported for user-injection feature in *VALIDCHK/*READYCHK:
 - While driving the *VALIDCHK/*READYCHK signals when the transaction is active.
 - While deasserting the *VALIDCHK/*READYCHK signals when the transaction is active.
- These scenarios are not supported for user-injection feature in *VALIDCHK/
 *READYCHK:
 - Reset scenarios.
 - Default/Initializing parity signals scenarios.
 - When write/read/response-buffers or queues are full.
 - When valid/ready signals are expected to toggle during IDLE phase.
- Valid and stability checks for ACVALIDCHK, ACREADYCHK, CRVALIDCHK, CRREADYCHK are yet to be added.
- Parity support for 'QOS Accept' signals and 'Coherency Connection' signals is yet to be added.
- AXI interconnect VIP does not support parity check signals.
- This feature is currently supported only on AXI5 and ACE5-LITE/ACE5_LITEDVM interfaces.
- AWCTLCHK3 group supports only AWATOP, AWCMO signals and support for AWTAGOP signal is yet to be added in the group.
- ARCTLCHK3 group supports only ARCHUNKEN and ARVMIDEXT signals and support for ARTAGOP signals is yet to be added in the group.
- BRESPCHK group supports only BRESP, BCOMP, BPERSIST signals and support for BTAGMATCH signal is yet to be added in the group.

- WTAGCHK and RTAGCHK support is yet to be added.
- Coverage support is yet to be added.
- · Parameterized interface support is yet to be added.
- VCATB support for parity check signals needs to be added.
- Only signals mentioned in the above sub-sections are having parity feature supported and support for other signals is yet to be added.

Prefetch Request and Response

ACE5-Lite VIP supports the transmission, reception, and processing of the 'prefetch' request and response. The 'prefetch' transaction consists of a request on the AW channel and a single response beat on the B channel, where there is no data. The Prefetch request indicates that the request is a prefetch and the slave can choose to move data from a long-latency store, such as DRAM into a low-latency store, such as an on-chip RAM or buffer.

The Prefetch Transaction property can be set to 'true' for these interface types:

- ACE5-Lite
- ACE5-LiteDVM

These VIP components provide support for the above requirement:

- Active/Passive Manager
- Active/Passive Subordinate

Limitations:

Functional coverage is not supported for this feature.

User Interface Descriptions

These are the user interface descriptions for this feature.

Compile Macro

To enable or use the Prefetch transactions, it is required to define the compile time macro SVT_AXI_PREFETCH_ENABLE.

Port Configuration

The configuration member prefetch_xact_enable is added to support this feature. To enable prefetch transactions, the port configuration member prefetch_xact_enable must be set to 1.

This is applicable and can be set to 1 only when:

- Compile time macros SVT_ACE5_ENABLE and SVT_AXI_PREFETCH_ENABLE are defined.
- svt axi port configuration :: axi interface type is set to ACE_LITE.
- svt_axi_port_configuration :: ace_version is set to ACE_VERSION_2_0.
- Transaction Class Properties

There are no new transaction attributes that have been added. However, the following attributes are updated to support this feature.

- Added new coherent_xact_type in coherent_xact_type_enum:
 PREFETCH = SVT_AXI_COHERENT_TRANSACTION_TYPE_PREFETCH.
- Updated the resp type enum to accommodate prefetched response.
- These are the possible response types:
 - OKAY
 - EXOKAY
 - SLVERR
 - DECERR
 - PREFETCHED_DEFER Read data is valid and has been sourced from a prefetched value.
 - TRANSFAULT: Transaction was terminated because of a translation fault which might be resolved by a PRI request. Read data is not valid.

Constraints and is valid checks are added in the transaction class based on these rules:

- A Prefetch request is signaled using the AWSNOOP opcode of '0b1111'.
- A Prefetch request must be cache line sized with these constraints:
 - AWCACHE[1] is asserted and that is a normal transaction.
 - AWDOMAIN is 'Non-shareable', 'Inner Sharable' or 'Outer Shareable'.

- AWLOCK is Normal access.
- If present on the interface, then AWIDUNQ must be asserted for Prefetch transactions.

is valid checks:

- ace version must be ACE_VERSION_2_0.
- axi interface type must be ACE LITE.

Constraints:

- xact type is COHERENT.
- coherent xact type is PREFETCH

VIP Components

ACE5 LITE ACTIVE MANAGER

When Prefetch transaction support is enabled, ACE5_LITE manager generates Prefetch transaction by driving write channel signals appropriately when svt_axi_transaction::coherent_xact_type attribute is set to 'PREFETCH'.

ACE5 LITE ACTIVE SUBORDINATE

When Prefetch transaction support is enabled, ACE5_LITE subordinate VIP is capable of receiving and processing the transaction and performing necessary checks and responding with a single response beat on the B channel. The subordinate VIP might return a PREFETCHED response, if a read request hits on data which has been prepared due to a previous Prefetch request.

ACE5 LITE PASSIVE MANAGER

When Prefetch transaction support is enabled, ACE5_LITE passive manager VIP monitors the Prefetch transaction and performs necessary checks.

ACE5 LITE PASSIVE SUBORDINATE

When Prefetch transaction support is enabled, ACE5_LITE passive subordinate VIP monitors the Prefetch transaction and performs necessary checks.

Protocol Checks

These checks are added to support this feature:

- prefetch valid awsnoop value check
- prefetch valid awdomain value check
- prefetch valid awcache value check
- · prefetch valid awlock value check
- prefetch_valid_awidunq_value_check
- no outstanding prefetch and write transaction with same id
- prefetch valid bresp value check
- prefetch valid rresp value check

For more details on each check, you can refer the Class Reference HTML document.

Debug Features

Protocol Analyzer support is added.

Support for WriteZero Transactions Feature in ACE5-Lite and ACE5-Lite+DVM

Many write operations in a system, particularly from a CPU have data set to zero. For example, while initializing or allocating memory. These writes with a zero value consume write data bandwidth and interconnect power that can be saved by using a data-less request.

The WriteZero transaction is used to zero a cache-line-sized data location. The transaction consists of a write request and write response but has no associated write data transfer. It is functionally equivalent to a regular write to the same location with fully populated data lanes, where all data has a value of zero.

This section describes the WriteZero transactions feature support in AXI5, ACE5-LITE and ACE5-Lite+DVM VIPs based on the AMBA AXI H.c and AXI-J issue specifications. The feature is supported for these interfaces:

- AXI5 (From AXI Issue J)
- ACE5-Lite
- ACE5-Lite+DVM

Feature support is applicable to:

- Only ACE5-Lite and ACE5-Lite+DVM Active and Passive Master agents
- Only ACE5-Lite and ACE5-Lite+DVM Active and Passive Slave agents

Supported Features

- Signal Interface
- Active and Passive Master agents
- · Active and Passive Slave agents

Unsupported Features

- WriteZero transaction support is added only for ACE5-Lite and ACE5-Lite+DVM interfaces based on AXI-H.c specification.
- WriteZero transaction support is extended for AXI5 interface from AXI-J specification but the support for AXI-5 interface is yet to be added.
- Support for regular transactions is yet to be added.
- Functional coverage for WriteZero transaction feature is not supported.
- WriteZero transaction feature is supported only for UVM.
- AXI System Monitor support for WriteZero transactions is not supported.
- Interconnect VIP does not support WriteZero transactions.
- VCATB support for WriteZero transactions is not supported.

User Interface

Macro Definition:

To enable WriteZero transactions, you must define the compile-time macro `SVT_AXI_WRITE_ZERO_ENABLE.

Configuration Parameters

These configuration parameters are added in the svt axi port configuration class:

Table 19 Configuration Parameters

SI.No	Configuration Parameter	Description
1	typedef enum {WRITEZERO_FALSE = 0, WRITEZERO_TRUE = 1} writezero_support_enum	WriteZero transaction support is enabled/disabled based on the writezero_support_enum value as follows: writezero_True: Indicates that the WriteZero transactions support is enabled/supported in the VIP agent.writeZero_False: Indicates that the WriteZero transactions support is disabled/unsupported in the VIP agent.
2	writezero_support_enum svt_axi_port_configuration::writezero_transac tion = WRITEZERO_FALSE	WriteZero transaction support is enabled/disabled based on the writezero_support_enum value as follows: When svt_axi_port_configuration:: writezero_transaction is set to WRITEZERO_TRUE, indicates that the WriteZero transactions support is enabled/supported in the VIP agent.When svt_axi_port_configuration:: writezero_transaction is set to WRITEZERO_FALSE, indicates that the WriteZero transactions support is disabled/unsupported in the VIP agent.

The attribute is applicable and can be set to WDT_TRUE only when compile-time macro SVT_ACE5_ENABLE and SVT_AXI_WRITE_ZERO _ENABLE are defined.

svt_axi_port_configuration::axi_interface_type is set to AXI4 or ACE_LITE
svt_axi_port_configuration::ace_version is set to ACE_VERSION_2_0

Currently supported only for AXI5 and ACE5_LITE

Configuration type: Static

Default value: WRITEZERO FALSE

Data Class Updates

The scope of the following existing transaction attributes in the svt_axi_transaction class is expanded to accommodate WriteZero transaction support:

SI.No	Transaction Attribute	Description
1	rand write_xact_type_enum svt_axi_transaction:: write_xact_type = NORMAL_WRITE	WriteZero transaction support can be enabled/disabled in AXI5 VIP, based on the write_xact_type value as follows: NORMAL_WRITE: Indicates that the transaction is a NORMAL WRITE Transaction.DEFERRABLE: Indicates that the transaction is a WRITE DEFERRABLE Transaction.WRITE_ZERO: Indicate that the transaction is a WRITE ZERO Transaction.

- Compile macro-SVT_ACE5_ENABLE and SVT_AXI_WRITE_ZERO _ENABLE are defined.
- svt axi port configuration::axi interface type is set to AXI4.
- svt axi port configuration::ace version is set to ACE VERSION 2 0.
 - Attribute is supported and used only for AXI5 (For ACE5-Lite/ACE5-Lite+DVM support, you can refer to coherent xact type attribute provided below)
 - Configuration type is Static
 - Default value is NORMAL WRTE.

To enable WriteZero Transactions in AXI5 VIP (Currently not supported):

- svt_axi_port_configuration::writezero_transaction is set to WRITEZERO_TRUE
- svt axi transaction::xact type is set to WRITE.
- svt axi transaction:: write xact type is set to WRITE ZERO Active Master.
- Active master: VIP drives the WriteZero Transaction and perform the checks on the response, When the WriteZero feature is enabled.
- Active Slave: Active Slave VIP populates this attribute according to the AWSNOOP signal value and performs the checks accordingly.

Constraints and 'is_valid' checks

Constraints and is valid checks are updated in the svt_axi_transaction class based on these rules:

- AWSNOOP is 0b0111.
- AWLOCK must be normal access.
- AWTAGOP must be Invalid.
- A 'WriteZero' transaction consists of a request on the AW channel and a single response on the B channel:
 - BRESP cannot take EXOKAY (because AWLOCK must be deasserted) and DEFER (Only for Write Deferrable Transactions) values.
 - BCOMP is not present as WriteZero transactions have a single response, while BCOMP is present only for those transactions which require two write responses.
 - Data before address must be set to 0 as there is no use of write data (W) channel.
- A WriteZero transaction is cache line-sized and regular:
 - AWSIZE X AWLEN must be equal to cache line size.
 - AWLEN is 1, 2, 4, 8, 16. (Regular transaction is not supported)
 - AWSIZE is the same as the data bus width, if AWLEN is greater than 1. (Regular transaction is not supported)
 - AWBURST is INCR or WRAP, not FIXED. (Regular Transaction is not supported)
 - AWADDR is aligned to cache line size, when AWBURST is of type INCR. (Regular transaction is not Supported)
 - AWADDR is aligned to AWSIZE for, when AWBURST is of type WRAP. (Regular transaction is not Supported)
 - The request must be modifiable. This means that AWCACHE[1] must be asserted.
 - The request must not be an exclusive access. This means that AWLOCK must be deasserted.
 - All byte strobes in WSTRB must be asserted within the cache line size container.

- AWID must be unique-in-flight, which means:
 - A WriteZero transaction can only be issued only when there are no outstanding write transactions using the same AWID value. A manager must not issue a request on the write channel with the same AWID as an outstanding WriteZero transaction.
 - If present, AWIDUNQ must be asserted for a WriteZero transaction.
- AWDOMAIN can take any value. If AWDOMAIN is 'InnerShareable' or 'Outer Shareable', a 'WriteZero' acts as a 'WriteUniqueFull' with zeros as data.
- Poison and parity support for all 'Write Data' channels are not applicable.

VIP Components

1. Active Master Agent

When the WriteZero transactions support is enabled, the ACE5-Lite/ACE5-Lite+DVM master generates WriteZero transactions by driving write address channel signals appropriately. There is no write data channel phase in WriteZero transaction.

2. Active Slave Agent

When the WriteZero transactions support is enabled, the ACE5-Lite/ACE5-Lite+DVM slave VIP samples WriteZero transactions on only write address channel and performs the relevant checks and sends write response accordingly.

3. Passive Master

When the WriteZero transactions support is enabled, the ACE5-Lite/ACE5-Lite+DVM master VIP samples WriteZero transactions on write address and write response channel and performs the relevant checks.

4. Passive Slave

When the WriteZero transactions support is enabled, the ACE5-Lite/ACE5-Lite+DVM slave VIP samples WriteZero transactions on write address and write response channel and performs the relevant checks.

Checks Summary

These are the protocol checks that are added for WriteZero transactions:

- writezero_valid_awsnoop_value_check
- 2. writezero valid awdomain value check
- 3. writezero valid awlock value check
- 4. writezero valid awtagop value check
- 5. writezero valid awidung value check

- 6. no outstanding writezero transaction with same id
- 7. writezero valid bresp value check
- 8. cache line awsize valid value check
- 9. cache line awlen valid value check
- 10. cache line awsize valid check
- 11. cache_line_awburst_valid_value_check
- 12. cache line awburst wrap addr aligned valid check
- 13. cache_line_awburst_incr_addr_aligned_valid_check
- 14. cache line awcache valid value check
- 15. cache line awlock valid value check

Memory Tagging Extension(MTE)

Memory tagging is a new concept that is introduced where a given memory location can have a 4-bit memory tag value associated with it. This memory tag is held along with the data in memory and is referred to as the 'Allocation Tag'. When the memory location is accessed, the requester uses both the address of the location as well as the tag value that it considers to be associated with the location. This tag is referred to as the 'Physical Address Tag' or 'Physical Tag'.

For any access, if tag checking is enabled, the physical tag (passed in the transaction) is checked against the allocation tag that is held in the memory. When they are matching, the access progresses as normal, but when the Tags do not match then an error condition is signaled in the response sent by the completer. In such cases, the transaction is still considered be completed successfully. The result of the Tag checking does not affect the transaction success in any way and is only used by the software for diagnostic and statistical purposes.

Every 16 bytes of data in the memory is assigned a particular memory tag value, which implies that each 4-bit memory tag entry corresponds to 16 bytes of memory.

Features Supported for MTE

The scope of support is mte_support_type svt_axi_port_configuration::BASIC.

- These opcodes/transaction flows are supported:
 - Tag op = TAG TRANSFER
 - ReadNoSnoop
 - ReadOnce
 - Tag_op = TAG_UPDATE
 - WriteNoSnoop
 - WriteUnique
 - WriteLineUnique
- Remaining transaction types must take 'tag_op' as TAG_INVALID under mte support type BASIC.

User Interface

These sections describe the user interfaces for MTE.

Port Configuration

These features are applicable and can be used only when these conditions are true:

- SVT ACE5 ENABLE macro is defined.
- svt axi port configuration::ace version is set to ACE VERSION 2 0
- svt axi port configuration::axi interface type is set to ACE LITE

The necessary is_valid and constraints are added in svt_axi_port_configuration.sv class. To enable memory tagging, the configuration attribute svt_axi_port_configuration:mte_support_enum is added in port configuration. It can be set to one of the following three values:

- mte_support_type =svt_axi_port_configuration:STANDARD: When set to the above value memory tagging is supported on the interface, all tag operation types are supported.
- mte_support_type = svt_axi_port_configuration:BASIC: When set to the above value memory tagging is supported on the interface at a basic level, a limited range of tag operations are supported.
- mte_support_type = svt_axi_port_configuration:MTE_FALSE: When set to
 'MTE_FALSE', memory tagging is not supported on the interface. Master can issue

transactions with 'awtagop/artagop' set to a value other than 'Invalid' only when the attribute svt_axi_port_configuration::mte_support is set to a value other than MTE_FALSE.

Additional fields are provided in the transaction handle that allows you to specify the 'Tag' operation in the request. It also allows you to program or read the 'Tag' operation in the data as well as the actual Tag and WTAGUPDATE fields. Currently, mte_support can be set to either svt_axi_port_configuration::BASIC or svt_axi_port_configuration::MTE_FLASE.

Updates to the Transaction Class

The following fields are added in svt axi transaction:

Table 20 Transaction Class Updates

SI.No	Field	Definition/Description
1	rand tag_operation_enum svt_axi_transaction::tag_op	This field defines the tag operation value in the transaction. It can take the following values: • TAG_INVALID • TAG_TRANSFER • TAG_UPDATE • TAG_FETCH_MATCH Enum to represent the operation to be performed on the tags present in the corresponding DAT channel. These are the possible values: • TAG_INVALID: The tags are not valid. • TAG_TRANSFER: The tags are clean. Tag Match is not required to be performed. • TAG_UPDATE: The allocation tag values have been updated and are dirty. The tags in memory must be updated. • TAG_FETACH_MATCH: The physical tags in the write must be checked against the allocation tag values obtained from memory.

Table 20 Transaction Class Updates (Continued)

SI.No	Field	Definition/Description
2	rand tag_op_enum response_tag_op =TAG_INVALID;	This transaction property is only applicable when svt_axi_port_configuration::external_port_mo nitor_mode is set to 1. You need to program this appropriately in external port monitor mode. Enum to represent the response sent by the completer on the corresponding Response channel. These are the possible values: • TAG_INVALID: The tags are not valid. • TAG_TRANSFER: The tags are clean. Tag Match is not required to be performed. • TAG_UPDATE: The allocation tag values have been updated and are dirty. The tags in memory must be updated. • TAG_FETACH_MATCH: The physical tags in the write must be checked against the allocation tag values obtained from memory. TagOp can be set to this value only when MTE Support type is STANDARD.
	rand bit[(`SVT_AXI_MAX_TAG_WIDTH-1):0] svt_axi_transaction:tag	This field defines the Memory Tag value in the transaction driven on the data channel for transactions. Every 4 bits of Tag correspond to one 16 byte chunk of data. MASTER in active mode: • For write transactions this variable specifies tags to be driven on the WTAG bus. SLAVE in active mode: • For read transactions this variable specifies tags to be driven on the RTAG bus. PASSIVE MODE: • This variable stores the tags as seen on WTAG or RTAG bus.
	randbit[(`SVT_AXI_MAX_TAG_UPDATE_WIDTH-1):0]svt_axi_transaction:tag_update	This field defines the WTAGUPDATE value in the transaction. Only applicable when the tag value is passed in the data and the tagop field in the transaction is set to Update. Each WTAGUPDATE bit corresponds to 4 bits of WTAG

Table 20 Transaction Class Updates (Continued)

SI.No	Field	Definition/Description
	rand tag_match_resp_enum tag_match_resp = MATCH_NOT_PERFORMED;	Enum to represent the Resp field in the TagMatch response. This field is only applicable for Write and Atomic transactions with TagOp in the request set to Match (TAG_FETCH_MATCH). This field will be populated by the VIP and must not be set by the users. These are the possible values: • MATCH_NOT_PERFORMED: The tag MATCH operation is not performed by the completer. • MATCH_RESULT_IN_SEPARATE_RESP ONSE: The tag MATCH operation result will be in a separate response. The field has been renamed from NO_MATCH_RESULT to this name based on latest specification. • FAIL: The tag MATCH operation is failed. • PASS: The tag MATCH operation is passed.
	rand bit is_write_transaction_observable =0;	This field defines the BCOMP value in the transaction. It indicates whether the write transaction is observable at the completer end used for persistent CMOs on Write channel. This is used to send the response to a tag Match operation. This is also used for persistent CMOs on Write channel.

For more details about these transaction class members, you can refer the class reference documentation.

VIP Components

These sections provide details about the VIP components.

Master VIP Behavior

Master VIP performs the tag operation based on value of 'artagop/awtagop' fields. The kind of operation to be performed on the memory tag is given by the 'artagop/awtagop' field in the transaction request. It can take the following values:

- Invalid: This would mean that there no tag operations performed. If the memory
 has any tags associated with the locations accessed by the request, they will be
 ignored. For Read transactions, rtag received is invalid and should be zero. For 'Write'
 transactions wtagupdate and wtag will be driven as 0 by the Master VIP.
- Transfer: Only applicable in 'Read' and 'Write' transactions. When set, the 'Allocation' tag values are passed along with the data in the Read or Write transactions. In case of Reads, the requester is expected to cache the tag values received along with the Read data. In case of Writes, the completer of the write transaction can cache the tag if it is allocating the data in its cache. In case of Reads, it is applicable only for ReadNoSnoop and ReadOnce transactions. In case of write operations applicable for Writenosnoop, Write*CMO and Prefetch transaction types.
- Update: Only applicable in Write transactions. When set, the 'Tag' value in the memory
 is expected to be updated with the Tag value passed by the requester in the Write data,
 This means that allocation tag is expected to be updated with the physical tag. The
 WTAGUPDATE field in the write data transaction indicates which chunks of 4 bits in the
 Physical Tag passed in the write data transaction is valid and must be updated in the
 memory.

Memory tagging is only applicable for ACE5LITE interfaces. For read data, the atagop value indicates whether the Allocation Tags sent along with data are Invalid, Clean or Dirty. Allocation tags can be part of the 'Read' data even when atagop in the request is invalid.

For write data, the <code>atagop</code> field indicates whether the allocation tags sent in write data are invalid, clean, dirty or match check is required. The memory must be capable of storing the tags corresponding to a given location along with the data. Similarly, the Master and L3 caches must have the capability to store the tags along with the 'Tag' state, in addition to storing the data and the corresponding cache line state. These rules are applicable for transactions generated with Memory tagging Feature:

- The transaction must be cache-line-sized or smaller
- AxBURST must be INCR or WRAP, not FIXED
- For operations other than update, WTAGUPDATE must be deasserted. It can be asserted or deasserted for 'Update' operations.

- The transaction must be to Normal Write-Back memory, which means AxCACHE[3:2] is not 0b00 and AxCACHE[1:0] is 0b11
- The ID value must be unique-in-flight, which means read or write transactions with memory tagging operation other than invalid cannot be issued on the interface when there is an ongoing transaction on the respective channel with same id.

There are constraints and is_valid checks in the master driver to ensure that the transactions generated with memory tagging feature has the fields set based on the above rules. These is valid checks are added:

- 1. MTE supported only on ACE5 LITE.
- 2. MTE support only on interfaces where data width is greater than equal to 32 bytes.
- 3. When MTE support is BASIC, check on the permitted operations.
- 4. When MTE support is FALSE, check that tag operation is set to INVALID.
- 5. Check that for memory tagging transactions must be cacheline sized or smaller.
- 6. Check that for memory tagging, INCR burst type, address must be aligned to container size.
- 7. Check that for memory tagging, INCR burst type, address must be aligned to burst size.
- 8. Check that for Read transactions, tag operation TAG_TRANSFER is only valid for ReadOnce and ReadNoSnoop transaction types.
- 9. Check that for Read transactions, tag operations, Fetch is only valid for ReadNoSnoop transaction type.
- 10. Check that when Mte_support is set to BASIC, tag operations such as Transfer, or Match is not applicable for write transactions.
- 11. Check that for Write transactions, when 'mte_support' is set to BASIC, tag operations is only valid for Writenosnoop and WriteUnique transactions.
- 12. Checks are added to ensure that 'archunken' cannot be set to 1 when tag_op is set to any value other than TAG_INVALID.

These is_valid checks would be added in the future when VIP is updated to support MTE support type STANDARD:

- When MTE support is STANDARD, check on all the possible transactions who can set tag operation other than INVALID.
- Check that for Write transactions when 'mte_support' is set to 'Standard', tag operation transfer is valid for Writenosnoop, writeptlcmo, writefullcmo, Prefetch transactions.
- Check that for Write transactions, When 'mte_support' is set to 'Standard', tag
 operation update is valid for Writenosnoop, writeptlcmo, writefullcmo, Writeunique
 transactions.

These protocol checks are performed by the Active Master VIP:

- Check that rtag is zero for 'Read' transactions with invalid tagop operation.
- X/Z signal validity and stability checks are supported.
- Check that rtag is returned for every 16 bytes accessed with transfer operation. This means that the master checks whether the number of rtag received is not more than number of data beats. When rtag received are less than expected number of data beats, the master VIP issues time out errors waiting for the expected rtag which is not received. When the number of rtag received by the master VIP exceeds the expected number of data beats, the master VIP issues an error indicating the additional received tags do not correspond to any physical address and hence they are not associated with any transactions. This behavior is covered using existing checks itself.

Slave VIP Behavior

Slave VIP is updated to receive transactions with memory tagging operations and process the response to the master VIP. These actions would be taken based on the artagop/ awtagop value received by the slave.

- Invalid: This would mean that there no tag operations performed. If the memory has
 any tags associated with the locations accessed by the request, they are ignored.
 For Read transactions, rtag is driven as zero. For Write transactions, wtagupdate and
 wtag are expected to be zero and slave does checks to ensure that wtag/wtagupdate
 received is zero for the write transaction.
- Transfer: This is only applicable in Read and Write transactions. In case of Reads, the slave reads the tag value from the memory and drive it on rtag along with the Read data. In case of Writes, slave need not store the tag in memory as they are expected to be clean. Slave checks whether the wtagupdate must be deasserted for this operation type, in case of write transaction. In case of Reads applicable only for ReadNoSnoop and ReadOnce transactions. In case of Writes applicable for Writenosnoop, Write*CMO and Prefetch transaction types.

Update: This is only applicable in Write transactions. When set, the Tag value in the
memory will be updated with the tag value passed by the master in the Write data.
This means that the allocation tag is expected to be updated with the physical tag. The
WTAGUPDATE field in the write data transaction indicates which chunks of 4 bits in the
physical tag passed in the write data transaction is valid and must be updated in the
memory.

VIP Checks

The following checks are added to support this feature:

- signal_valid_awtagop_when_awvalid high check
- · signal stable awtagop when awvalid high check
- signal_valid_wtag_when_wvalid_high_check
- signal_stable_wtag_when_wvalid_high_check
- signal_valid_wtagupdate_when_wvalid_high_check
- signal stable wtagupdate when wvalid high check
- signal valid artagop when arvalid high check
- signal_stable_artagop_when_arvalid_high_check
- signal valid rtag when rvalid high check
- signal_stable_rtag_when_rvalid_high_check
- no_outstanding_mte_enabled_transaction_with_same_id
- mte_valid_burst_type_check
- · mte valid cache value check
- mte_valid_unique_id_value_check
- valid rtag in read data check
- valid wtag in write data check
- valid wtagupdate in write data check

For more details on each check, you can refer to the AXI class reference document.

CHI System Monitor Support

CHI system monitor is updated to support transactions with memory tagging from ACELITE master and subordinate ports. When a transaction with memory tagging enabled is received from ACE5LITE master, it is converted to a corresponding CHI RN transaction by AXI2CHI bridge sequence. The converted CHI RN transaction is added to active transaction queue of CHI System monitor and all the necessary system level checks would be performed by the CHI SM.

For the subordinate ACELITE port connected to CHI System monitor, transactions with memory tagging enable are directly fed into CHI SM. These system level checks for memory tagging are performed by CHI System monitor:

- slave_tag_integrity_check
- write_tag_integrity_check
- · read tag integrity check

For more details, you can refer the class reference documentation.

Debug Features

- Transaction short handle display indicates the tag operation in the transaction print.
- Protocol analyzer support is included.

Limitations

These are the limitations for the MTE feature:

- Functional coverage is not supported for this feature.
- Currently, support is limited to mte_support = svt_axi_port_configuration::BASIC.
- Memory tagging with interface parity is not supported.

Support for Page-Based Hardware Attributes(PBHA)

Page-based hardware attributes (PBHA) are 4-bit descriptors associated with a translation table entry that can be annotated on a transaction request. The use of the descriptor is IMPLEMENTATION DEFINED.

This section describes the Page-based hardware attributes (PBHA) feature in AXI5, ACE5-LITE and ACE5-Lite+DVM VIPs based on AMBA AXI-J Issue specifications. The feature is supported for these interfaces:

- AXI5
- ACE5-Lite
- ACE5-Lite+DVM

The support for this feature is applicable for both active and passive master/slave agents of AXI-5, ACE5-Lite and ACE5-Lite+DVM protocols.

Supported Features

These are the features supported:

- Signal Interface
- Active and Passive Master agents
- · Active and Passive Slave agents
- Protocol Checks
- Protocol Analyzer
- Protocol Coverage
- · Parity Feature

Limitations

These are the limitations:

- The PBHA feature is supported only for UVM.
- CHI System Monitor support for PBHA feature is not supported.
- AXI Interconnect VIP does not support PBHA.
- VCATB support for PBHA is not included.

User Interfaces

These sections describe the user interfaces for this feature.

Macro Definition

To enable Page-based hardware attributes (PBHA), you must define the compile-time macro `SVT AXI PBHA ENABLE.

Configuration Parameters

These configuration parameters are added in the svt axi port configuration class:

Table 21 Configuration Parameters

SI.No	Configuration Parameter	Description
1	typedef enum {PBHA_FALSE = 0, PBHA_TRUE = 1} pbha_support_enum	Page-based hardware attributes (PBHA) support is enabled/disabled based on the pbha_support_enum value as follows: • PBHA_TRUE: Indicates that the PBHA support is enabled/supported in the VIP agent. • PBHA_FALSE: Indicates that the PBHA support is disabled/unsupported in the VIP agent.
2	pbha_support_enum svt_axi_port_configuration::pbha_support= PBHA_FALSE	Page-based hardware attributes (PBHA) support is enabled/disabled based on the pbha_support_enum value as follows: • When svt_axi_port_configuration:: pbha_support is set to PBHA_TRUE, it indicates that the PBHA support is enabled/supported in the VIP agent. • When svt_axi_port_configuration:: pbha_support is set to PBHA_FALSE, it indicates that the PBHA transactions support is disabled/unsupported in the VIP agent.

The attribute is applicable and can be set to PBHA TRUE only when:

Compile macro-SVT ACE5 ENABLE and SVT AXI PBHA ENABLE are defined.

svt axi port configuration::axi interface type is set to AXI4 or ACE LITE

svt axi port configuration::ace version is set to ACE VERSION 2 0

Configuration type: Static

Default value: PBHA FALSE

Data Class Updates

A new transaction attribute 'pbha' is added to hold the value AxPBHA in the svt axi transaction class.

Example: rand bit ['SVT AXI PBHA WIDTH - 1:0] pbha = 0

This attribute is applicable only when:

- Compile macro-SVT_ACE5_ENABLE and SVT_AXI_PBHA _ENABLE are defined.
- svt_axi_port_configuration::axi_interface_type is set to AXI4 or ACE_LITE.
- svt axi port configuration::ace version is set to ACE VERSION 2 0.
- svt axi port configuration::pbha support is set to PBHA TRUE

Constraints and 'is_valid' checks

There are no constraints added because the feature is defined based on implementation and does not have rules in the specification.

Signal Interface

The arpbha and awpbha signals are added to the following VIP interfaces:

- · svt axi master if
- · svt axi slave if
- · svt axi master bind if
- · svt axi slave bind if

VIP Components

1. Active Master Agent

When the Page-based hardware attributes (PBHA) support is enabled, AXI-5/ACE5-Lite/ACE5-Lite+DVM master drives the AxPBHA signals on write/read address channel signals appropriately.

2. Active Slave Agent

When the Page-based hardware attributes (PBHA) support is enabled, AXI-5/ACE5-Lite/ACE5-Lite+DVM slave samples the AxPBHA signals on write/read address channel signals appropriately and performs necessary checks.

3. Passive Master Agent

When the Page-based hardware attributes (PBHA) support is enabled, AXI-5/ACE5-Lite/ACE5-Lite+DVM master samples the AxPBHA signals on write/read address channel signals appropriately and performs relevant checks.

4. Passive Slave Agent

When the Page-based hardware attributes (PBHA) support is enabled, AXI-5/ACE5-Lite/ACE5-Lite+DVM slave samples the AxPBHA signals on write/read address channel signals appropriately and performs relevant checks.

5. AXI Interconnect VIP

This is not supported.

Protocol Checks

These protocol checks are added for Page-based hardware attributes (PBHA) feature:

- 1. signal valid awpbha when awvalid high check
- 2. signal stable awpbha when awvalid high check
- 3. signal valid arpbha when arvalid high check
- 4. signal_stable_arpbha_when_arvalid_high_check.

For descriptions, you can see the HTML class reference document.

6

Support for AXI5

This chapter describes the support for AXI5 protocol.

The ARM AMBA AXI5 Specification reference for the AXI5 features is ARM IHI 0022H.c AXI-H.

This chapter has the following sections:

- Overview of AXI5
- Features Supported for AXI5
- MPAM Feature
- User Loopback Signaling
- · Unique ID Identifier
- · Read Data Chunking
- QoS Accept Signaling
- · Realm Management Extension
- Write Deferrable Transaction
- Untranslated Transactions Version 2 and Version 3

Overview of AXI5

The initial features for AXI5 is based on ARM AMBA AXI5 protocol specification ARM IHI 0022H (ID040120) specification. The current release S-2021.06 includes few enhanced features based on the ARM IHI 0022H.c (ID012621) specification.

The VIP features discussed in this chapter are supported only applicable for *AXI5* interface. These features are not applicable for:

AXI5-Lite

Current VIP Use model

Define compile time macro SVT ACE5 ENABLE to enable AMBA AXI5 features.

For a given master/slave agent, set the following port configuration to enable AXI5 features for the port.

Following is the port configuration of VIP master/slave agent with interface as AMBA5-AXI5:

```
svt_axi_port_configuration::ace_version =
svt_axi_port_configuration::ACE_VERSION_2_0
svt_axi_port_configuration::axi_interface_type =
svt_axi_port_configuration::AXI4
```

Features Supported for AXI5

You can contact Synopsys Support for the latest list of protocol checks of supported features listed here.

Features	Whether Supported
Atomic Transactions	Supported in Master, Slave
Trace signals	Supported in Master, Slave
User Loopback signaling	Supported in Master, Slave
QoS Accept signaling	Supported in Master, Slave (UVM only)
WakeUp Signaling	Supported in Master, Slave
Untranslated Transactions	Partial support in Master and Slave.Partial: Support is available for V1 only.
Non-Secure access identifiers	Supported in Master, Slave
Read Data Chunking	Supported in Master, Slave
Read Interleaving Property	Not supported
Unique ID Identifier	Supported in Master, Slave
MPAM	Supported in Master, Slave
Memory Tagging	Not supported

Features	Whether Supported
Exclusive access feature on signal	Not supported
Constant DECERR response	Not supported
Interface additional properties: exclusive access	Not supported
Interface additional properties: Consistent DECERR response	Not supported
Interface and data protection: Poison, Parity and interface protection	Supported in Master, Slave
Data checking feature of ARM IHI 0022F.b (ID122117)	Not supported

Note:

Currently, AXI5 features are not supported by AXI System Monitor and AMBA System Monitor.

Currently, AXI5 features are not supported by VIP AXI Interconnect.

Functional coverage is not supported for AXI5 features.

Any other feature not listed above is also not supported.

MPAM Feature

MPAM is a technology for partitioning and monitoring memory system resources for physical and virtual machines. When an AXI/ ACE component supports MPAM extension, the following signals are present in the interface.

At interface level

The ARMPAM[11:0] and AWMPAM[11:0] signals are added in master and slave interface

At configuration level

```
svt axi port configuration::enable mpam
```

Indicates if Memory Partitioning and Monitoring (MPAM) feature is supported.

It can be set to either of two values below:

```
enable mpam = svt axi port configuration:FALSE
```

When set to FALSE, MPAM is not supported on the interface.

```
enable mpam = svt axi port configuration:MPAM 9 1
```

At Transaction level

These fields are added in svt axi transaction class:

- 1. rand bit ['SVT_AXI_MAX_MPAM_PARTID_WIDTH-1:0] mpam_partid
- 2. rand bit [`SVT_AXI_MAX_MPAM_PERFMONGROUP_WIDTH-1:0] mpam perfmongroup
- 3. rand bit ['SVT AXI MPAM NS WIDTH-1:0] mpam ns

When set to MPAM_9_1, MPAM is supported on the interface with mpam_partid_width=9 and mpam perfmongroup width=1.

```
Only applicable when SVT_ACE5_ENABLE macro is defined and svt axi port configuration::ace version is set to ACE VERSION 2 0
```

When svt_axi_port_configuration::enable_mpam is set to MPAM_FALSE, the AxMPAM fields are constrained to zero and the interface signals corresponding to mpam_partid, mpam perfmongroup and mpam ns are driven to zero value.

Note:

These features are supported at agent (master/slave) level only and not supported by the AXI System Monitor or AMBA System Monitor of the VIP.

User Loopback Signaling

User Loopback signaling permits an agent that issues transactions to store information that is related to the transaction in an indexed table. The response to the transaction can use a fast table index to obtain the required information, rather than requiring a more complex lookup that uses the transaction AxID.

At Configuration Level

svt_axi_port_configuration::enable_loopback_signalling needs to bet as 1 for given agent to enable loopback signaling feature for given port.

Further loop width settings are required:

```
rand int write_loop_width = `SVT_AXI_MAX_LOOP_W_WIDTH;
rand int read_loop_width = `SVT_AXI_MAX_LOOP_R_WIDTH;
```

In case of atomic transactions, VIP performs check that write_loop_width and read_loop_width must be equal when atomic transactions are enabled.

Master agent perform bloop_valid_value_for_write_xacts_check for loopback enabled transactions, you can refer the HTML user guide for more details/description of this check.

Signal Interface

These signals are added in the master and slave interfaces under the SVT ACE5 ENABLE compile time macro:

AXI ACE5 LOOPBACK Write Address Channel Signals logic [`SVT_AXI_MAX_LOOP_W_WIDTH-1:0] awloop; AXI ACE5 LOOPBACK Read Address Channel Signals logic [`SVT_AXI_MAX_LOOP_R_WIDTH-1:0] arloop; AXI ACE5 LOOPBACK Feature WRITE Response Channel Signals logic [`SVT_AXI_MAX_LOOP_W_WIDTH-1:0] bloop; AXI ACE5 LOOPBACK Feature Read Response Channel Signals logic [`SVT_AXI_MAX_LOOP_R_WIDTH-1:0] rloop;

At Transaction Level

- Thesvt_axi_transaction::write_request_loopback; field defines the loopback value in write request that corresponds to AWLOOP.
- The svt_axi_transaction::read_request_loopback; field defines the loopback value in read request that corresponds to ARLOOP.

Unique ID Identifier

At Interface level

- logic awidunq;
- logic aridunq;
- logic ridunq;
- · logic bidung;

At Configuration level

svt_axi_port_configuration::unique_id_enable needs to bet as 1 for given master/
slave agent to atomic transactions support for given port.

The value of svt_axi_port_configuration::single_outstanding_per_id_enable provided must be set to 0 since unique id enable is set to 1.

At Transaction level

```
svt axi transaction unique id
```

This variable is used to indicate that there are no outstanding transactions going on with the same WID/BID/ARID/RID respectively and it will remain unique till the transaction is completed.

Read Data Chunking

Unsupported features:

- Burst_type WRAP.
- Read data chunking feature under wysiwyg enable=1

Limitation:

Rchunkv control is supported for the Slave VIP and not Master VIP. This feature is guarded by a macro SVT RCHUNKV ENABLE

At Interface Level

```
svt_axi_master_if logic archunken;
svt_axi_master_if logic[`SVT_AXI_MAX_CHUNK_NUM_WIDTH-1:0] rchunknum;
svt_axi_master_if logic[`SVT_AXI_MAX_CHUNK_STROBE_WIDTH-1:0] rchunkstrb;
svt_axi_slave_if.svi logic archunken;
svt_axi_slave_if.svi logic rchunkv;
svt_axi_slave_if.svi logic[`SVT_AXI_MAX_CHUNK_NUM_WIDTH-1:0] rchunknum;
svt_axi_slave_if.svi logic[`SVT_AXI_MAX_CHUNK_STROBE_WIDTH-1:0]
rchunkstrb;
```

At Configuration Level

svt_axi_port_configuration::rdata_chunking_enable needs to set as 1 for given master/slave agent to enable read data chunking feature to support for given port.

```
rand int rchunknum_width = `SVT_AXI_MAX_CHUNK_NUM_WIDTH;
is used to set width of the rchunknum signal.
rand int rchunkstrb_width = `SVT_AXI_MAX_CHUNK_STROBE_WIDTH;
is used to set width of the rchunkstrb signal.
```

At Transaction Level

rand bit archunken = 0; Defines the chunk enable of a AXI5 to enable read_data_chunking. When enable, slave will send read data in 128bits of chunk in random order. If disabled, slave will send read data without chunking as per AXI5 protocol.

rand bit rchunkv= 0; This signifies the validity of the rchunkstrb and rchunknum. rchunkv when set '1' indicates that read data will be sent in chunks. If this bit is disabled then the read data will not be sent in chunks as rchunkstrb and rchunknum is not valid. The value of this bit is driven on the interface signal rchunkv. This is applicable for the Slave VIP.

rand bit [`SVT_AXI_MAX_CHUNK_STROBE_WIDTH -1 : 0] rchunkstrb[]; Array of read chunk strobe. Each bit of rchunkstrb represents 128bits of read data.

rand bit [`SVT_AXI_MAX_CHUNK_NUM_WIDTH -1 : 0] rchunknum[]; Indicates that the data chunk number is being transferred.

int current_data_chunk_trf_num = 0; This is a counter which is incremented for every chunk of databeat. Useful when user would try to access the transaction class to know its current state during chunking. This represents the chunk databeat transfer number.

rand rchunkstrb_pattern_enum rchunkstrb_pattern =
RCHUNKSTRB_WALKING_ONES; Variable rchunkstrb_pattern indicates the pattern
generated in the rchunkstrb[].

extern function void get_chunkstrb_for_wysiwyg_format(ref bit[`SVT_AXI_MAX_CHUNK_STROBE_WIDTH -1:0] rchunkstrb[]); Ensures that only valid lanes have chunkstrb asserted. In wysisyg format the constraints leave data[] and rchunkstrb[] open. This function is called in post_randomize to make sure that chunkstrb is asserted only for valid lanes

extern function int is_unaligned_address(); Indicates the unaligned address extern function int get_valid_chunks(); provides the valid number of chunks that are associated with a transaction.

extern function void get_rchunkstrb_for_address(ref bit[`SVT_AXI_MAX_CHUNK_STROBE_WIDTH -1:0] rchunkstrb[],ref bit [`SVT_AXI_MAX_CHUNK_NUM_WIDTH-1:0] rchunknum []); ensures that only chunks from valid lanes have chunkstrb asserted.

Since the constrains leave <code>rchunknum[]</code> and <code>rchunkstrb[]</code> open. This function is called in <code>post_randomize</code> to make sure that <code>chunkstrb</code> is asserted only for valid lanes in walking ones pattern for both aligned and unaligned address.

extern virtual function void calcluate_rddata_rchunkstrb_values(ref
bit [`SVT_AXI_MAX_CHUNK_STROBE_WIDTH-1:0] rchunkstrb[], ref bit
[`SVT_AXI_MAX_CHUNK_NUM_WIDTH-1:0] rchunknum[]); calulates rchunkstrb[]
and rchunknum[]

QoS Accept Signaling

QoS accept signals are additional interface signals that enable the slave to indicate the minimum QoS value of transactions that it accepts. This permits the master interface to only issue transactions that are likely to be accepted, which avoids unnecessary blocking of the interface.

It is permitted for a master interface to issue a transaction that is below the QoS level indicated by the VAXQOSACCEPT signal. However, such a transaction might be stalled for a significant time.

It is permitted for a slave interface to accept a transaction that is below the QoS level indicated by the VAxQOSACCEPT signal, but it is expected that the transaction might be subject to a significant delay.

Two signals are added in svt_axi_master_if and svt_axi_port_if. These are used for coherency connect and disconnect signaling:

- varqosaccept QoS acceptance level for read transactions.
- varqosaccept QoS acceptance level for write transactions.

These signals are used to indicate the minimum QoS value of transactions that slave accepts.

- 1. svt axi port configuration ::awqos enable is set to 1.
- 2. svt axi port configuration ::arqos enable is set to 1.

These attributes are added in svt axi service class.

Note:

This class is a service transaction class used as service transaction class to initiate Qos accept related service request on the axi service sequencer

Value typedef enum svt_axi_service::service_type_enum NOP(0)	Description
COHERENCY_ENTRY(1)	Guiding the coherency state to enter into COHERENCY_ENABLED phase
COHERENCY_EXIT(2)	Guiding the coherency state to enter into COHERENCY_DISABLEDphase
QOS_ACCEPT_WRITE(3)	Updating the QOS level for write transactions.
QOS_ACCEPT_READ(4)	Updating the QOS level for read transactions.

Realm Management Extension

The Realm Management Extension adds 'Root' and 'Realm' physical address spaces. When RME_Support is true, 'Root' and 'Realm' physical address spaces are added to existing secure and non-secure spaces by adding ARNSE and AWNSE signals.

The combination of AxNSE and AxPROT[1] determines the physical address space of the transaction.

AxNSE	AxPROT[1]	Physical Address Space
0	0	Secure
0	1	Non-Secure
1	0	Root
1	1	Realm

User Interface

Macro Definition

To use Realm Management Extension feature, you must define the compile time macro `SVT AXI RME ENABLE.

Configuration Parameters

These configuration parameters are relevant for RME Feature:

- svt_axi_port_configuration:: rme_support
- $\bullet \ \ \, \text{svt_axi_port_configuration::} configuration: tagged_address_space_attributes_enable$

Data Class Updates

The following field is added in svt axi transaction class:

• svt axi transaction::rme type

Interface

The awnse and arnse signals are added in the interface svt_axi_master_if and svt axi slave if.

Bind Interface

The awnse and arnse signals are added in the following bind interfaces:

- svt axi master bind if
- svt_axi_slave_bind_if

VIP Components

AXI5 Active Master Agent

When the Realm Management Extension feature support is enabled, the AXI master drives the axnse/axpprot[1] signals according to the targeted physical memory region according to svt axi transaction::rme_type attribute.

AXI5 Active Slave Agent

It populates svt_axi_transaction::rme_type according to the values of the axnse/axpprot[1] signals. Handle different physical address spaces according to the svt_axi_port_configuration:tagged_address_space_attributes_enable and svt_axi_transaction::rme_type.

AXI Passive Master

It populates svt_axi_transaction::rme_type according to the values of the axnse/axpprot[1] signals.

AXI Passive Slave

It populate svt_axi_transaction::rme_type according to the values of the axnse/axpprot[1] signals.

Checks Summary

These protocol checks are added:

- signal_valid_arnse_when_arvalid_high_check
- signal_stable_arnse_when_arvalid_high_check
- · signal valid awnse when awvalid high check
- signal stable awnse when awvalid high check

Write Deferrable Transaction

64 Byte atomic store operations are performed to shared queues within the accelerator. In some cases, it is possible that the store is not accepted because the queue is full but might be accepted if tried later. This type of transaction is known as a WriteDeferrable.

User Interface

Macro Definition

To use Write Deferrable transactions, you must define the compile time macro `SVT_AXI_WRITE_DEFERRABLE _ENABLE.

Configuration Parameters

This configuration parameter is added in svt_axi_port_configuration class, which you must program to enable the WriteDeferrable Transaction Feature.

• svt axi port configuration::writedeferrable transaction

Data Class Updates

These fields are added in svt axi transaction class:

- svt axi transaction::write xact type
- svt_axi_transaction::resp_type_enum: Extra enum values are added

Constraints and is_valid checks are added in the VIP transaction class for the following rules of this protocol feature:

- AWSNOOP is 0b10000
- AWDOMAIN is 0b11 (System shareable)
- AWCACHE is Device or Normal Non-cacheable
- Legal values for Length x Size are:
 - 1 x 64B
 - 2 x 32B
 - 4 x 16B
 - 8 x 8B
 - 16 x 4B
- All bits of WSTRB must be set within the 64-byte container
- AWADDR is aligned to 64-bytes
- AWBURST is INCR
- · AWLOCK is Normal

- AWATOP is Non-atomic transaction
- · AWTAGOP is Invalid

This table shows the meanings for the response to a WriteDeferrable request:

BRESP[2:0]	Response	Indication
0b000	OKAY	The write was accepted by a Subordinate that supports WriteDeferrabletransactions and was successful.
0b001	EXOKAY	Not a permitted response to WriteDeferrable.
0b010	SLVERR	Write has reached an end point but has been unsuccessful.
0b011	DECERR	Write has not reached a point where data can be written.
0b100	DEFER	Write was unsuccessful because it cannot be serviced at this time. The location is not updated. This response is only permitted for a WriteDeferrable transaction.
0b101	TRANSFAULT	Write was terminated because of a translation fault which might be resolved by a PRI request.
0b110	Reserved	-
0b111	UNSUPPORTED	Write was unsuccessful because the transaction type is not supported by the target. The location is not updated. This response is only permitted for a WriteDeferrable transaction.

Signal Interface (Mandatory)

The width of the following signal is updated in the following way, when WriteDeferrable transaction feature is enabled:

· Width of the BRESP is increased to 3b wide.

VIP Components

AXI5 Active Master Agent

When the WriteDeferrable transaction support is enabled, the AXI master generates WriteDeferrable transactions by driving write channel signals appropriately when svt_axi_transaction::write_xact_type attribute is set to 'DEFERRABLE'.

AXI Active Slave Agent

When the WriteDeferrable transaction support is enabled, the AXI subordinate VIP receives WriteDeferrable transactions/ performance related checks and sends response accordingly.

AXI Passive Master

When the WriteDeferrable transaction support is enabled, the AXI passive manager VIP monitors the WriteDeferrable transactions / performance related checks.

AXI Passive Slave

When the WriteDeferrable transaction support is enabled, the AXI passive subordinate VIP monitors the WriteDeferrable transactions / performance related checks.

Checks Summary

These protocol checks are supported:

- · signal valid awsnoop when awvalid high check
- signal_stable_awsnoop_when_awvalid_high_check
- signal_valid_bresp_when_bvalid_high_check
- signal_stable_bresp_when_bvalid_high_check
- writedef valid awsnoop value check
- writedef valid awdomain value check
- · writedef valid awcache value check
- writedef valid awlen awsize value check
- · writedef valid awaddr value check
- writedef valid awburst value check
- writedef valid awlock value check
- writedef_valid_awatop_value_check
- writedef valid awtagop value check
- · writedef valid awidung value check
- no outstanding writedeferrable transaction with same id
- · writedef valid bresp value check

Untranslated Transactions Version 2 and Version 3

The untranslated transaction feature permits agents in the system to use their own virtual address space but ensures that the addresses for all transactions are eventually translated to a single physical address space for the entire system.

With the untranslated transactions feature version 1, the following additional signals are added to provide sufficient information for an SMMU. This helps to determine the translation that is required for a particular transaction and permit different transactions on the same interface to use different translation schemes. All signals in the Untranslated Transactions extension are prefixed with ARMMU for read transactions and AWMMU for write transactions.

In this section, AxMMU indicates either ARMMU or AWMMU. This feature is supported in VIP under SVT_ACE5_ENABLE macro and svt axi port configuration::addr translation enable configuration.

AXI5 untranslated transactions Write Address Channel Signals:

logic awmmusecsid;
logic [`SVT_AXI_MAX_MMUSID_WIDTH-1:0] awmmusid;
logic awmmussidv;
logic [`SVT_AXI_MAX_MMUSSID_WIDTH-1:0] awmmussid;
logic awmmuatst;

AXI5 untranslated transactions Read Address Channel Signals:

logic armmusecsid;
logic [`SVT_AXI_MAX_MMUSID_WIDTH-1:0] armmusid;
logic armmussidv;
logic [`SVT_AXI_MAX_MMUSSID_WIDTH-1:0] armmussid;
logic armmuatst;

This section covers the untranslated transactions feature version 2 and version 3.

VIP supports the following signal:

AxMMUFLOW: 2-bit signal Indicates the SMMU flow for managing translation faults for this transaction.

It is encoded as:

0b00	Stall
------	-------

0b01	ATST
0b10	No Stall
0b11	PRI

This signal is optional for Untranslated Transactions v2. It is not present for Untranslated Transactions v1. If the signal is not present, then the default is 0b00. New response type "TRANSFAULT" is added to BRESP and RRSEP

TRANSFAULT: Transaction was terminated because of a translation fault which might be resolved by a PRI request.

Untranslated Transactions Feature Version 3

With the version 3, the qualifier signal 'AxmmuvAlid' is added to the read and write address channels. When the qualifier signal is de-asserted, the transaction address is a physical address and does not require translation. This enables a manager to issue a mixture of translated and untranslated transactions.

User Interface

Macro Definition

To use untranslated transactions Version 2 and Version3, it is required to define the compile time macro SVT_AXI_UNTR_XACTS_V2_OR_LATER_ENABLE.

Configuration Parameters

This configuration parameter is added in svt_port_configuration class, you need to program the Untranslated transactions version.

svt_axi_port_configuration::untranslated_transactions

Transaction Class Updates

The following fields are added in svt axi transaction class:

- svt_axi_transaction::smmu_flow
- · svt axi transaction::mmuvalid

Signal Interface

The following two signals are added in svt_axi_master_if and svt_axi_slave_if, svt_axi_master_bind_if, svt_axi_slave_bind_if

AXI5 untranslated transactions Write Address Channel Signals

logic [`SVT_AXI_MAX_MMUSID_WIDTH-1:0] awmmuflow; logic awmmuvalid;

AXI5 ACE5 untranslated transactions Read Address Channel Signals logic [`SVT_AXI_MAX_MMUFLOW_WIDTH-1:0] armmuflow; logic armmuvalid;

Checks Summary

These protocol checks are supported:

- · signal valid awmmuflow when awvalid high check
- untranslated v2 valid awmmusecsid awprot value check
- untranslated v2 atst awmmuflow valid awmmusecsid value check
- untranslated v2 atst awmmuflow valid awmmussidv value check
- untranslated_v2_valid_awmmuflow_bresp_value_check
- signal_valid_armmuflow_when_arvalid_high_check
- untranslated v2 valid armmusecsid arprot value check
- untranslated v2 atst armmuflow valid armmusecsid value check
- untranslated v2 atst armmuflow valid armmussidv value check
- untranslated v2 valid armmuflow rresp value check
- untranslated v2 valid rresp when transfault value check
- signal_valid_awmmuvalid_when_awvalid_high_check
- signal valid armmuvalid when arvalid high check

7

Support for AXI5-Lite

Overview of AXI5-Lite

AXI5-Lite extends the definition of AXI4-Lite, adding more flexibility on bus width and ordering to enable the interface to be used for peripherals that are closely coupled to high-performance processors when it is important to minimize response latency.

The current VIP release follows the ARM IHI 0022H (ID040120) specification.

User Interface

Compile time macro- SVT_ACE5_ENABLE must be defined for AMBA AXI5 features. These port configurations are required for VIP Manager and Subordinate agents with AMBA5-AXI5 Lite interface:

```
svt_axi_port_configuration::ace_version =
svt_axi_port_configuration::ACE_VERSION_2_0
svt_axi_port_configuration::axi_interface_type =
svt_axi_port_configuration::AXI4_LITE
```

Supported Features in AXI5-Lite

Manager and Subordinate VIP agents support AXI5 Lite in active and passive modes. The features supported by these VIP components are listed in the subsequent sections.

Data Width and Burst Size Updates

AXI5-Lite permits data widths up to 1024. Therefore, the data width configuration attribute svt_port_configuration :: data width supports data width up to 1024.

AxSize is supported as an optional feature in AXI5-Lite. Burst size is supported up to data bus width whereas a single burst size of full bus width is supported in AXI4 Lite. Hence, constraints and transaction validity checks on burst size attribute, svt_axi_transaction::burst_size are updated to support various burst sizes.

ID Reflection Support

The connection of an AXI4-Lite slave interface to a full AXI manager interface requires AXI ID reflection. The AXI4-Lite subordinate must return the AXI ID associated with the address of a transaction with the read data or write response for that transaction. This is required because the manager requires the returning ID to correctly identify the transaction response.

These port configuration attributes must be enabled on AXI-5 Lite VIP agents to support ID reflection. These attributes are required to be disabled in AXI4 Lite:

- svt port configuration :: arid enable
- · svt port configuration :: awid enable
- · svt port configuration :: rid enable
- · svt port configuration :: wid enable

Constraints and transaction validity checks on svt_axi_transaction::id are updated to support ID reflection when AXI5-Lite is enabled.

Trace Signals

AXI5 specification defines an optional trace signal which can be associated with each channel to support the debugging, tracing, and performance measurement of systems.

This feature can be enabled using the following configuration property:

· svt port configuration :: trace tag enable

The following transaction class members are added for this feature:

- svt_axi_transaction::trace tag
- svt axi transaction::data trace tag
- svt axi_transaction::resp_trace_tag

Wake up Signaling

The wake-up signals are used to indicate that there is activity associated with the interface. 'AWAKEUP' signal is added under this feature. This feature can be enabled using this configuration attribute:

· svt port configuration :: awakeup enable

You can toggle the AWAKEUP signal by controlling these configuration class members:

- · svt axi port configuration::awakeup toggle min delay during idle
- · svt axi port configuration::awakeup toggle max delay during idle

These transaction class members are added for Wake up signal support:

- svt axi transaction:: awakeup deassert delay
- svt axi transaction::assert awakeup after arvalid
- svt_axi_ transaction::assert_awakeup_after_awvalid

Poison Signals

Poison signals are used to indicate that a set of data bytes have been previously corrupted. Passing the Poison signaling alongside the data permits any future user of the data to be notified that the data might be corrupt. Poison signaling is supported at the granularity of 1 bit for every 64 bits of data.

Poison signals of VIP can be enabled using following configuration property.

```
• svt port configuration :: poison enable
```

This transaction class variable is added for poison support:

• svt axi transaction::poison[]

Data Checking Using Odd Parity

Data checking signaling is used to detect, and potentially correct, data bytes that might have been corrupted. AXI5 specification supports data checking using odd parity at a byte granularity.

This feature can be enabled by using this configuration property:

```
• svt axi port configuration::check type.
```

Supported check type values are:

- FALSE: Parity check feature is disabled.
- ODD_PARITY_BYTE_DATA: Odd parity checking included only for data signals with names that end in DATA. Each bit of the parity signal covers exactly 8 bits.
- ODD_PARITY_BYTE_ALL: Odd parity checking included for all signals. Each bit of the parity signal generally covers up to 8 bits. However, a parity bit can cover more than 8 bits if the configuration requires it.

These are the transaction class variables that are added for this feature:

• svt axi transaction::datachk parity value[]

Unique ID

The unique ID is an optional flag that specifies when a request on the read and write address channels uses an AXI identifier that is unique for in-flight transactions. A corresponding signal is also on the read and write response channels to indicate that a transaction is using a unique ID. This feature can be enabled using this configuration attribute:

• svt port configuration:: unique enable

To generate an AXI transaction with Unique ID, you need to program this transaction class attribute to 1:

• svt axi transaction::unique id

Unsupported Features in AXI5-Lite

- AXI5-LITE is not validated with VMM and OVM methodologies.
- Functional coverage is not updated for AXI5 Lite.
- Bind / parameterized interface support.
- · The AXI system monitor support.
- · Interconnect VIP support.
- VCATB Support.

8

Verification Features

This chapter describes the various verification features available along with AXI VIP. This chapter discusses the following topics:

- · AXI Sequence Collection
- · Verification Planner
- Protocol Analyzer Support
- Performance Analysis
- Error Injection
- Phase Jump for AXI VIP

AXI Sequence Collection

The AXI VIP provides a collection of AXI master and slave sequences. These sequences can be registered with the master and slave sequencers within the master and slave agents respectively, to generate different types of AXI scenarios.

All the AXI Master sequences are extended from base sequence svt_axi_master_base_sequence. All the AXI Slave sequences are extended from base sequence svt_axi_slave_base_sequence.

For a list of all the master and slave sequences, see AXI VIP class reference HTML documentation.

AXI VIP provides a pre-defined AXI Master sequence library svt_axi_master_transaction_sequence_library, which can hold the AXI Master sequences. The library by default has no registered sequences. You are expected to call svt_axi_master_transaction_sequence_library::populate_library() method to populate the sequence library with master sequences provided with the VIP. The port configuration is provided to the populate_library() method. Based on the port configuration, appropriate sequences are added to the sequence library. You can then load the sequence library in the sequencer within the master agent. The AXI master and slave sequences are not encrypted, however, provided as source code.

Verification Planner

AXI VIP provides verification plans which can be used for tracking verification progress of AXI3/4 and ACE protocols. A set of top-level plans and sub-plans are provided. The verification plans are available at:

\$DESIGNWARE HOME/vip/svt/amba svt/latest/doc/VerificationPlans

For more information, see the README file, which is available at:

\$DESIGNWARE HOME/vip/svt/amba svt/latest/doc/VerificationPlans/README.

Protocol Analyzer Support

AXI VIP supports Synopsys® Protocol Analyzer. Protocol Analyzer is an interactive graphical application which provides protocol-oriented analysis and debugging capabilities.

For the AXI SVT VIP, protocol file generation is enabled or disabled through the variable "enable_xml_gen" that is defined in the class "svt_axi_port_configuration". The default value of this variable is "0", which means that protocol file generation is disabled by default.

To enable protocol file generation, set the value of the variable "enable_xml_gen" to '1' in the port configuration of each master or slave for which protocol file generation is desired.

The next time that the environment is simulated, protocol files will be generated according to the port configurations. The protocol files will be in .xml format. Import these files into the Protocol Analyzer to view the protocol transactions.

```
For Verdi documentation, see $VERDI_HOME/doc/
Verdi_Transaction_and_Protocol_Debug.pdf.
```

Note:

Protocol Analyzer has been enhanced to read FSDB transactions and Verdi can load the FSDB transactions into Browser.

Support for VC Auto Testbench

AXI VIP supports VC AutoTestbench which generates SV UVM testbench for Block level or Sub-System or System Level Design.

For VC ATB documentation, see Verdi Transaction and Protocol Debug.pdf.

Support for Native Dumping of FSDB

Native FSDB supported in AXI VIP.

- *FSBD Generation*: Protocol Analyzer uses transaction-level dump database. You can use the following settings to dump the transaction database:
 - Compile Time Options:

```
+define
+SVT_AXI_ACE_SNPS_INTERNAL_SYSTEM_MONITOR_USE_MASTER_SLAVE_AGENT_CONNECTION.
Required for master-slave latency metrics.
-lca -kdb// dumps the work.lib++ data for source coding view
```

```
+define+SVT_FSDB_ENABLE // enables FSDB dumping
```

```
-debug access
```

For more information on how to set the FSDB dumping libraries, see Appendix B section in *Linking Novas Files with Simulators and Enabling FSDB Dumping* guide available at: \$VERDI_HOME/doc/linking_dumping.pdf.

 New configuration parameter added for FSDB generation in svt_axi_port_configuration.sv. It is a port configuration variable. Add the following setting in system configuration to enable the generation of FSDB:

```
/** Enable protocol file generation for Protocol Analyzer */
    this.master_cfg[0].enable_xml_gen = 1;
    this.slave_cfg[0].enable_xml_gen = 1;
    this.master_cfg[0].pa_format_type = svt_xml_writer:: FSDB;
    this.slave cfg[0].pa_format_type= svt_xml_writer:: FSDB;
```

• New configuration parameter added for FSDB generation in svt_axi_system_configuration class. These are system configuration variables. Add the following setting in system configuration to enable the generation of FSDB from system monitor. These are required for master-slave latency metrics:

```
/** Enable protocol file generation for Protocol Analyzer */
this.enable_xml_gen = 1;
this.pa format type = svt xml writer:: FSDB;
```

- Invoking Protocol Analyzer: Perform the following steps to invoke Protocol Analyzer in interactive or post-processing mode:
 - Post-processing Mode

Load the transaction dump data and issue the following command to invoke the GUI: verdi -ssf <dump.fsdb> -lib work.lib++

In Verdi, navigate to Tools > Transaction Debug > Transaction and Protocol Analyzer.

Interactive Mode

Issue the following command to invoke Protocol Analyzer in an interactive mode: <simv> -gui=verdi

Runtime Switch:

+svt enable pa=fsdb

Enables FSDB output of transaction and memory information for display in Verdi.

You can invoke the Protocol Analyzer as described above using Verdi. The Protocol Analyzer transaction view gets updated during the simulation.

Performance Analysis

Performance Analyzer


The performance analyzer tool is used to calculate the performance of sub-systems. For more information on FSDB Dumping, see Support for Native Dumping of FSDB.

Invoking Verdi GUI After Running the Simulation

1. Invoking Verdi GUI after running the simulation:

verdi -lca -ssf test top.fsdb

Figure 8 Final View Of Performance Metric With Graph and Data Details



Note:

For more information, see Verdi_Performance_Analyzer.pdf.

Metrics Description

Performance metrics are used to measure the performance of sub-systems. Each AMBA VIP has three types of performance metrics as follows:

- · Transaction metrics
- · Cross transaction metrics
- · Cross instance metrics

Transaction Type Metrics

These metrics are used to measure the performance of any given transaction. The following metrics comes under this type of metrics:

- *_trans_read_latency
- * trans write latency
- * trans read byte count
- * trans write byte count

Cross Transaction Type

These metrics are used to measure the performance across transactions at a given port. The following metrics comes under this type of metrics:

- * ctrans min read latency
- * ctrans min write latency
- *_ctrans_max_read_latency
- * ctrans max write latency
- * ctrans avg read latency
- *_ctrans_avg_write_latency
- * ctrans read request count
- * ctrans write request count
- * ctrans read outstanding count
- * ctrans write outstanding count

- * ctrans read byte count
- * ctrans write byte count

Cross Instance Type

These metrics are used to measure the performance of the transactions across all ports. The following metrics comes under this type of metrics:

- * cinst read request count
- *_cinst_write_request_count
- * cinst_read_request_percentage
- * cinst write request percentage
- *_cinst_read_bus_bandwidth
- *_cinst_read_bus_bandwidth
- *_cinst_read_byte_count
- * cinst write byte count

Note:

* indicates the protocol name.(for example, for AXI *_trans_read_latency will be axi_trans_read_latency)

For more information, see \$DESIGNWARE_HOME/vip/svt/amba_svt/latest/doc/PDFs/axi_performance_metrics_supported_through_Verdi.pdf.

Error Injection

AXI SVT VIP supports implementation of predefined errors that can be injected during the execution of a transaction. This is achieved through AXI SVT exception class svt_axi_transaction_exception and exception list class svt_axi_transaction_exception_list. The following sections describe these classes in detail.

Exception Class

The Exception class for the AXI transaction class issvt_axi_transaction_exception. It extends from the svt_exception class. A randomizable error_kind property of typeerror_kind_enum exists in this class. This property defines the type of error to be injected.

```
/** Selects the type of error that will be injected. */
rand error_kind_enum error_kind =
   COHERENT_XACT_BYTES_LESS_THAN_CACHE_LINE_SIZE_ERROR;
```

For a list of supported error kinds, refer to the

svt_axi_transaction_exception::error_kind member in the AXI Class Reference HTML.

Exception Lists

The Exception list for the AXI transaction issvt_axi_transaction_exception_list. It basically contains a queue of svt_axi_transaction_exception objects. An instance of the exception list class describes all of the exceptions applicable to an individual transaction. Therefore, a transaction descriptor should have a reference to an exception list.

For more details on the svt_axi_transaction_exception_list class, see the AXI Class Reference HTML.

Use Model

VIP provides the <code>svt_axi_master_callback</code> class. It contains all the callback methods called by the master component. You can implement an error injection callback class by extending from <code>svt_axi_master_callback</code> class. It is recommended that the exceptions are added in the <code>post_input_port_get</code> callback to ensure that all exceptions are added before the transaction is processed and driven on the interface.

The following is an example of error injection callback class that extends from the svt axi master callback class.

The following is the code snippet for the UVM flow:

```
/**
    * This class extends from svt_axi_master_callback class.
    * It shows how user can inject pre-defined errors during the execution of a transaction
    * through various callback methods. In this class post_input_port_get() callback is
    * overridden and specific errors are injected.
    */
class cust_svt_axi_master_error_injection_callback extends svt_axi_master_callback;

// Instance of svt_axi_transaction_exception class svt_axi_transaction_exception;
// Instance of svt_axi_transaction_exception_list class svt_axi_transaction_exception_list my_exception_list;
// Flag for checking randomization success or failure
```

```
int result = 0;
  * Constructor of the class.
  function new ( string name =
 "cust svt axi system interconnect error injection callback");
   super.new(name);
  endfunction
 * Overrides post input port callback() method to inject errors through
use of SVT AXI exception classes.
 virtual function void post input port get(svt axi master axi master,
 svt axi transaction xact, ref bit drop);
  super.post_input_port_get(axi_master,xact,drop);
 // Construct svt axi transaction exception and
 svt axi transaction exception list class
 my exception =
 svt axi transaction exception::type id::create("master exception");
 my exception list =
 svt axi transaction exception list::type id::create("master exception li
st");
 // Assign xact and cfg handle of svt axi transaction exception class
 before randomization
 my exception.xact = xact;
 my exception.cfg = xact.port cfg;
 // Randomize exception class based on error kind to be injected
 result = my exception.randomize() with {error kind ==
 svt axi transaction exception::INVALID BURST TYPE FOR COHERENT XACT ERRO
R; };
 if (!result) begin
   `svt_error("post_input_port_get", $sformatf("Randomization
 FAILED for svt axi transaction exception class for error kind =
 %0s", my exception.error kind.name()));
 end
/**
    * Add a new exception with the specified content to the exception
 list.
my_exception_list.add_exception(my_exception);
 // Initialize svt_axi_transaction_exception_list handle
 (svt axi transaction::exception list) with the user-defined
 // exception list. This way the error kind of type
```

```
//
  svt_axi_transaction_exception::INVALID_BURST_TYPE_FOR_COHERENT_XACT_ER
ROR
  // gets injected in this particular transaction.
  xact.exception_list = my_exception_list;
  endfunction //end of function post_input_port_get()
endclass //end of class cust_svt_axi_master_error_injection_callback
```

Phase Jump for AXI VIP

AXI VIP supports UVM Phase jump from main phase() to reset phase().

9

Verification Topologies

This chapter shows you from a high-level, how the AXI VIP can be used to test Master, Slave, or Interconnect DUT. This chapter discusses the following topics:

- · Testing a Master DUT Using an UVM Slave VIP
- Testing a Slave DUT Using an UVM Master VIP
- · Interconnect DUT and Master/Slave VIP
- System DUT with Passive VIP
- System DUT with Mix of Active and Passive VIP
- System DUT with Active Interconnect VIP
- Interconnect DUT with System Monitor
- System DUT with System Monitor

Testing a Master DUT Using an UVM Slave VIP

In this scenario, you are testing an AXI Master DUT using an UVM AXI Slave.

- Testbench setup: Configure the AXI System Env to have one Slave Agent, in active mode. The active Slave Agent will respond to the transactions generated by master DUT. The Slave Agent will also perform passive functions such as protocol checking, coverage generation and transaction logging.
- Implementation of this topology requires the setting of the following properties: (Assuming instance name of system configuration is "sys cfg").
 - System configuration settings:

```
sys_cfg.num_masters = 0;
sys_cfg.num_slaves = 1;
Port configuration settings:
sys_cfg.slave_cfg[0].is_active = 1;
```

When DUT has a single AXI master port to be verified, testbench can either use a Slave Agent in standalone mode, or use a System Env configured for a single slave agent. The advantages and disadvantages of the two approaches are listed below.

Advantages of using standalone agent versus System Env:

 Testbench becomes light weight as System Env and related infrastructure is not required

Disadvantages:

- The testbench does not remain scalable. If the number of AXI master ports to be verified increases, the standalone Slave Agent should to be replaced with System Env, or, multiple Slave Agents would need to be instantiated by you.
- The AXI system monitor cannot be used, which is part of the System Env.




Figure 9 Master DUT and Slave VIP - Usage With Standalone Slave Agent




Figure 10 Master DUT and Slave VIP - Usage With System Environment

Testing a Slave DUT Using an UVM Master VIP

In this scenario, you are testing an AXI Slave DUT using an UVM AXI Master.Configure the AXI System Env to have one Master Agent, in active mode. The active master agent will generate AXI transactions for the Slave DUT. The Master Agent will also perform passive functions such as protocol checking, coverage generation and transaction logging.

When DUT has a single AXI slave port to be verified, testbench can either use a Master Agent in standalone mode, or use a System Env configured for a single Master Agent.

The advantages and disadvantages of the two approaches are listed below.

Advantages of using standalone agent versus System Env:

 Testbench becomes light weight as System Env and related infrastructure is not required

Disadvantages:


- The testbench does not remain scalable. If the number of AXI master ports to be verified increases, standalone Slave Agent should be replaced with System Env, or, multiple Slave Agents would need to be instantiated by you.
- The AXI system monitor cannot be used, which is part of the System Env.

Implementation of this topology requires the setting of the following properties: (Assuming instance name of system configuration is "sys_cfg")

- System configuration settings:
 - sys_cfg.num_masters = 1;
 - sys_cfg.num_slaves = 0;

- Port configuration settings:
 - sys_cfg.master_cfg[0].is_active = 1;

Figure 11 Slave DUT and Master VIP - Usage With Standalone Master Agent






Figure 12 Slave DUT and Master VIP - Usage With System Environment

Interconnect DUT and Master/Slave VIP

In this scenario, DUT is an AXI Interconnect tested by a Master and Slave VIP: Assuming that the AXI Interconnect has M master ports and S slave ports, configure the AXI System Env to have S master agents and M slave agents, in active mode. The active master agents will generate AXI transactions towards the interconnect slave ports, and active slave agents connected would respond to the transactions generated by interconnect master ports. The master and slave agents would also perform passive functions such as protocol checking, coverage generation and transaction logging.

Implementation of this topology requires the setting of the following properties:

- Assuming instance name of system configuration is "sys_cfg"
- Assuming number of master ports on interconnect = 2
- Assuming number of slave ports on interconnect = 2

System configuration settings:


- sys cfg.num masters = 2;
- sys cfg.num slaves = 2;

Port configuration settings:

- sys_cfg.master_cfg[0].is_active = 1;
- sys_cfg.master_cfg[1].is_active = 1;
- sys_cfg.slave_cfg[0].is_active = 1;
- sys_cfg.slave_cfg[1].is_active = 1;

Figure 13 shows the testbench setup.

Figure 13 Interconnect DUT with Master and Slave VIP (Active Mode)



System DUT with Passive VIP

In this setup, DUT is a AXI system with multiple AXI masters, slaves and interconnect. VIP is required to monitor DUT.

Assuming that the AXI System has M masters and S slaves, configure the AXI System Env to have M master agents and S slave agents, in passive mode. The passive master and slave agents would perform passive functions such as protocol checking, coverage generation and transaction logging.

Implementation of this topology requires the setting of the following properties:

- Assuming instance name of system configuration is "sys cfg"
- Assuming number of master ports on interconnect = 2
- Assuming number of slave ports on interconnect = 2

System configuration settings:

- sys_cfg.num_masters = 2;
- sys cfg.num slaves = 2;

Port configuration settings:

- sys cfg.master cfg[0].is active = 0;
- sys cfg.master cfg[1].is active = 0;
- sys cfg.slave cfg[0].is active = 0;
- sys_cfg.slave_cfg[1].is_active = 0;

Figure 14 shows this setup.




Figure 14 System DUT with Passive VIP

System DUT with Mix of Active and Passive VIP

In this scenario, DUT is a system with multiple AXI masters, slaves and interconnect. The VIP is required to provide background traffic on some ports, and to monitor on ports.

Assuming that the AXI System DUT has two master ports and two slave ports. VIP is required to provide background traffic to ports S0 and M0. All the ports need to be monitored. Configure the AXI System Env to have two master agents and two slave agents. Configure the master agent connected to port S0, and slave agent connected to port M0 as active. Configure the master agent connected to port M1 and slave agent connected to port M1 as passive. All the agents would continue to perform passive functions such as protocol checking and coverage.

Top Module DUT System Agent Master Master Modport Agent S0 (Active) Monitor Modport Master Agent (Passive) Master **RTL** SV **AXI Bus** Interface **RTL** Slave Agent M0 (Active) Slave Modport Slave Agent (Passive) Monitor Slave RTL Modport

Figure 15 System DUT with Mix of Active and Passive VIP

Implementation of this topology requires the setting of the following properties:

Assuming instance name of system configuration is "sys_cfg".

System configuration settings:

- sys_cfg.num_masters = 2;
- sys_cfg.num_slaves = 2;

Port configuration settings:

- sys_cfg.master_cfg[0].is_active = 1;
- sys_cfg.master_cfg[1].is_active = 0;

- sys cfg.slave cfg[0].is active = 1;
- sys_cfg.slave_cfg[1].is_active = 0;

System DUT with Active Interconnect VIP

In this scenario, DUT is a system with multiple AXI masters and slaves. VIP is required to provide the background traffic on some ports, and to route the transactions between master and slave ports.

Assuming that the AXI System DUT has two master ports and two slave ports. VIP is required to provide the background traffic to ports S0 and M0. All the ports need to be monitored. Configure the AXI System Env to have one master agent and, slave agent and Interconnect Env. Configure the master agent, slave agent and Interconnect Env as active. The ports of Interconnect Env would continue to perform passive functions such as protocol checking and coverage. The passive functionality in master and slave agents connected to the Interconnect Env ports may be optionally disabled.




Figure 16 System DUT with Active Interconnect VIP

Implementation of this topology requires the setting of the following properties:

Assuming instance name of system configuration is "sys cfg".

System configuration settings:

- sys_cfg.num_masters = 1;
- sys_cfg.num_slaves = 1;
- sys_cfg.use_interconnect = 1;

Port configuration settings:

- sys_cfg.master_cfg[0].is_active = 1;
- sys_cfg.slave_cfg[0].is_active = 1;


Interconnect DUT with System Monitor

Figure 17 Interconnect DUT with System Monitor VIP

AXI System Env DUT ACE Hooks for user-defined checks Master Cache coherency checks (Active) Cache Coherent Interconnect DUT **System Monitor** ACE Master (Active) ACE-Lite Slave (Active) **UVM Callbacks**

System DUT with System Monitor

Figure 18 System DUT with System Monitor VIP



10

Using AXI Verification IP

This chapter describes how to install and run a getting started example and provides usage notes for AXI Verification IP.

This chapter discusses the following topics:

- SystemVerilog UVM Example Testbenches
- Installing and Running the Examples
- How to Provide Data and Response Information to the Slave After a Time Delay
- How to Disable Objection Management by VIP, and Allow Testbench to Manage Objections
- How to Control the Forwarding of Barrier and Cache Maintenance Transactions to Downstream Slaves by the Interconnect VIP
- How to Configure AXI Slaves with Overlapping Address
- How to Generate ACE WriteEvict Transactions
- Why the User Needs to Disable Auto Item Recording
- How Does the Interconnect VIP Handle Barrier Transactions?
- How to Access a Byte Level Data of AXI Slave VIP Memory Using backdoor read/ write?
- Data Integrity Checks
- Setting up Secure and Non-Secure access mechanism for AXI-ACE Master
- Snoop Filter Support
- Configuration Requirements to Enable System Level Cover Groups Which Use Master to Slave Transaction Association
- Exclusive Access Support
- Backdoor Cache Access Methods
- AXI4 Stream Protocol

- AXI5 Stream Protocol
- Support for TWAKEUP Signal
- · Steps to Integrate the uvm reg With AXI VIP
- Design Specific Coherent to Snoop Transaction Association
- Single Outstanding Transaction Per AxID
- Interleaved Port Support
- Master to Slave Path Access Coverage
- AXI_ACE Path Coverage
- Wait State Mechanisms
- · Interconnect Routing
- Support for Transaction Splitting Across Two Slaves

SystemVerilog UVM Example Testbenches

This section describes SystemVerilog UVM example testbenches that show general usage for various applications. A summary of the examples is listed in this table.

Table 22 SystemVerilog Example Summary

Example Name	Level	Description
tb_axi_svt_uvm_basic_sys	Basic	The example consists of the following:A top-level module, which includes tests, instantiates interfaces, HDL interconnect wrapper generates system clock, and runs the testsA base test, which is extended to create a directed and a random testThe tests create a testbench environment, which in turn creates AXI Syste EnvAXI System Env is configured with one master and one slav agentNote: AXI UVM Basic example Quickstart is located at: \$DESIGNWARE_HOME/vip/svt/amba_svt/latest/examples/sveriog/tb_axi_svt_uvm_basic_sys/doc/tb_axi_svt_uvm_basic_sys/in ex_basic.html
tb_axi_svt_uvm_basic_program_ sys	Basic	The example demonstrates the usage of program block.It consis of the following:A top-level module, which includes the user program, instantiates interfaces, HDL interconnect wrapper, generates system clock, and runs the testsThe <code>axi_basic_tb.s</code> file that contains the user program in the exampleA base test, which is extended to create a directed and a random testThe tes create a testbench environment, which in turn creates AXI Syste Env.AXI System Env is configured with one master and one slavagent.

Table 22 SystemVerilog Example Summary (Continued)

Example Name	Level	Description
tb_axi_svt_uvm_intermediate_sys	Intermediate	The example consists of the following:A top-level module, which includes tests, instantiates interfaces, HDL interconnect wrapper generates system clock, and runs the testsA base test, which is extended to create a directed and a random testThe tests create a testbench environment, which in turn creates AXI Syste EnvAXI System Env is configured with one master and one slav agentAXI UVM ScoreboardDemonstrates how to override system constantsCoverage generation
tb_axi_svt_uvm_advanced_sys	Advanced	Not yet supported

The examples are located at:

\$DESIGNWARE_HOME/vip/svt/amba_svt/latest/examples/sverilog/

Installing and Running the Examples

Below are the steps for installing and running example tb_axi_svt_uvm_basic_sys. The similar steps are also applicable for other examples:

- 1. Install the example using the following command line:
 - % cd <location where example is to be installed>
 - % mkdir design dir crovide any name of your choice>
 - % \$DESIGNWARE_HOME/bin/dw_vip_setup -path ./design_dir -e amba_svt/tb_axi_svt_uvm_basic_sys -svtb

The example would get installed under:

- <design_dir>/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys
- 2. Use either one of the following to run the testbench:
 - a. Use the Makefile:

Three tests are provided in the "tests" directory.

The tests are:

ts.base test.sv

ts.directed_test.sv

ts.random wr rd test.sv

For example, to run test ts.directed_test.sv, do following: gmake USE_SIMULATOR=vcsvlog directed_test WAVES=1 Invoke "gmake help" to show more options.

1. Use the sim script:

```
For example, to run test ts.random_wr_rd_test.sv, do following:

./run_axi_svt_uvm_basic_sys -w random_wr_rd_test vcsvlog

Invoke "./run axi svt uvm basic sys -help" to show more options.
```

For more details of installing and running the example, see the README file in the example, located at:

```
$DESIGNWARE_HOME/vip/svt/amba_svt/latest/examples/sverilog/
tb axi svt uvm basic sys/README
```

OR

<design dir>/examples/sverilog/amba svt/tb axi svt uvm basic sys/README

Defines for Increasing Number of Masters and Slaves

The default max number of masters and slaves that can be used in an axi_system_env is 16. This can be increased up to a maximum value of 450. To use more than 16 masters and slaves in an AXI system, you need to define the macros +define +SVT AXI MAX NUM MASTERS <value>, +define+SVT AXI MAX NUM SLAVES <value>.

For example:

1. To use 380 AXI masters and 380 AXI slaves in a single AXI system env:

```
Add compile time options "+define+SVT_AXI_MAX_NUM_MASTERS_380 +define +SVT AXI MAX NUM SLAVES 380"
```

2. In the VIP configuration, do:

```
svt_axi_system_configuration::num_masters=380;
svt_axi_system_configuration::num_slaves=380;
```

Support for UVM version 1.2

While using UVM 1.2, note the below requirements:

- When using VCS version H-2013.06-SP1 and lower versions, you must define the USE_UVM_RESOURCE_CONVERTERmacro. This macro is not required to be defined with VCS version I-2014.03-SP1 and higher versions.
- It is not required to define the UVM DISABLE AUTO ITEM RECORDING macro.

How to Provide Data and Response Information to the Slave After a Time Delay

As a default behavior, the slave driver expects the slave response sequence to return the slave response object in zero time, that is, without any delay after the sequencer receives object from the port monitor. This poses a problem where data and response information may not be available immediately and therefore cannot be given in zero time.

There are two alternatives to address this issue:

Using svt_axi_transaction::suspend_response:

The users can use the member svt_axi_transaction::suspend_response to achieve this. This requires the user to fork off the threads which wait for data to become available. This option is recommended when user can provide data & response information for all the beats in one shot to the slave driver, after a certain time delay, after receiving the slave response object from the port monitor.

Using svt axi port configuration::enable delayed response port:

This option is recommended when user cannot provide data and response information for all the beats in one shot to the slave driver, after a certain time delay, after receiving slave response object from the port monitor.

The following is the usage model for this feature.

- 1. This feature will be enabled using a port level configuration parameter (svt_axi_port_configuration::enable_delayed_response_port). By default, this feature will be disabled.
- 2. The slave monitor provides a handle to a transaction to the sequencer for the following events:
 - a. Address phase of read/write transaction
 - b. First beat of write data if the data arrives before address

There is no change to this behavior.

- 3. The model will still require that the handle to the transaction is returned to the driver in zero time. This is to ensure that the driver has enough information to drive signals such as arready and awready. However, read data and read/write response related information need not be populated at this time. The mechanism detailed in (4) below may be used for the same.
- 4. A TLM port (uvm_blocking_get_port) is added to the slave driver, which enables the user to supply information related to read data and read/write response at a later point in time. This port is connected to a corresponding 'put' port (delayed response request port) in the sequencer by the VIP.

When the data and response information is available, the slave sequence can provide the slave response object using this 'put' port in the sequencer. The transaction supplied through this TLM port should NOT be the same transaction handle given by the monitor to the sequencer, but it should be its copy. The information related to data and response, refers to the following properties in svt_axi_transaction:

- a. data[]
- b. rresp[]
- c. coh rresp[]
- d. rvalid delay[]
- e. bresp
- f. bvalid delay

For READ transaction, a user will have the flexibility to input any number of beats at any point of time. The model detects an availability of data by checking the array size of rresp[] field. For example, if the size of array rresp[] is 1, it indicates that the first beat is available. If the size is two, it indicates that the first two beats are available and so on. The array sizes of all the above properties should be consistent and the responsibility to ensure this lies on the user. The model would allow the transaction to be submitted back to the p_sequencer multiple times, if partial beat information was received. It is user's responsibility to make sure that eventually all the read data required for read transaction to complete, is provided to the model.

For WRITE transactions, a user has the ability to return the response (bresp) at any point of time.

- 5. When the above feature is enabled, the constraints will not enforce array sizes of the above mentioned parameters to be consistent with burst length, since the array sizes will be used to recognize availability of data.
- 6. When this feature is enabled, responses sent through the seq_item_port must have data.size() and rresp.size() as 0. That is, these arrays must be empty. In

other words, all the response and data information must be sent through the delayed_response_request_port of the sequencer.

- 7. If a transaction is randomized before it is sent through the delayed_response_request_port, the property svt_axi_transaction::is_delayed_response_xact must be set for the transaction (this transaction will be the copy of the transaction received from the monitor since only a copy is allowed on this port as mentioned below).
- 8. The transaction provided through the delayed_response_request_port must be a copy of the original transaction and not a reference. The following fields of the original transaction received from the monitor and the delayed response should match:

```
svt_axi_transaction::object_id
svt_axi_transaction::id
svt_axi_transaction::addr
```

Sample code:

```
virtual task body();
      svt_axi_slave transaction req resp;
      forever
         p sequencer.response request port.peek(req resp);
         // Randomize the initial response. The response will be
         // after some time has elapsed, when the block that is external
 to the
         // slave returns data.
         status = req resp.randomize (...);
           svt axi slave transaction delayed resp;
          delayed resp =
 svt axi slave transaction::type id::create("delayed slave
           response", p sequencer);
          delayed resp.copy(req resp);
           begin
               if ((delayed resp.xact type ==
 svt axi slave transaction::WRITE) &&
                   (delayed resp.addr status !=
 svt axi transaction::INITIAL))
               //Provide the data to an external entity which will supply
 back the write
                                response
              put write transaction data to external block(delayed resp);
              //After write response is available, provide it to
                 delayed response request port port
              p sequencer.delayed response request port.put(delayed res
p);
              // Provide delayed write response
               else
```

```
begin
               //Get the read data from an external entity
               get read data from external block to transaction(delayed r
esp);
               //After read data and response is available, provide it to
                  delayed response request port port
               p sequencer.delayed response request port.put(delayed res
p);
               // Provide delayed read data.
               end
            end
         end
       join none
      $cast(req, req resp);
     //User still needs to provide slave response object back to the
 slave driver in
                      zero time.
     // This is to ensure that the driver has enough information to drive
 signals such as arready and awready.
     //Response and data information can be provided at a later time when
        svt axi port configuration::enable delayed response port is set.
       `uvm send(req)
```

How to Disable Objection Management by VIP, and Allow Testbench to Manage Objections

The objection management in AXI VIP components is controlled through a system configuration property svt_axi_system_configuration::manage_objections_enable. This parameter decides whether the objections will be raised and dropped by the drivers of VIP components. If set, the VIP will raise an objection when it receives a transaction in the input port of the driver and will drop the objection when the transaction completes. If not set, the driver will not raise any objection and complete control of objections is with the user. By default, the configuration parameter will be set, that is, VIP will raise and drop objections.

The following example code shows how a user could potentially control objections from the testbench through callbacks:

```
class cust_svt_axi_system_interconnect_objection_control_callback extends
svt_axi_interconnect_callback;
  // Counter to keep track of number of transactions
  int counter = 0;
  // Handle to the environment class where the callback is instantiated
  axi_env sys_env;
  // Set by env in the run_ph. Need this handle to raise objections on
  this based on transactions
  uvm_phase env_run_ph;
  function new
```



```
( string name =
 "cust svt axi system interconnect objection control callback"
                      axi env sys env);
    super.new(name);
    this.sys env = sys env;
  endfunction
 virtual function void post input port get(svt axi interconnect
 axi interconnect,
                                              svt axi ic slave transaction
 xact);
      counter++;
     // Raise objections only for 1000 transactions.
      if (counter < 1000) begin
        env_run_ph.raise_objection(axi_env);
          wait(`SVT AXI XACT STATUS ENDED(xact));
          env_run_ph.drop_objection(axi_env);
        join none
  endfunction
endclass
```

How to Control the Forwarding of Barrier and Cache Maintenance Transactions to Downstream Slaves by the Interconnect VIP

Forwarding of barrier and cache maintenance transactions to downstream ACE-LITE slaves by the interconnect are determined by the following two configuration parameters:

```
svt_axi_interconnect_configuration::forward_barriers
svt_axi_interconnect_configuration::forward_cache_maintenance_transacti
ons
```

For a detailed description of the two parameters, see the Class Reference HTML documentation.

How to Configure AXI Slaves with Overlapping Address

If the address map of slaves overlap with each other such as in the case of a dual port memory, the parameter svt_axi_system_configuration::allow_slaves_with_overlapping_addr must be set. The address map of each slave is then set using the svt_axi_system_configuration::set_addr_range method as is usually done.

For details on usage of this parameter, see the documentation of svt_axi_system_configuration::allow_slaves_with_overlapping_addr in AXI Class Reference.

The following are some additional notes for configuring AXI Slaves with overlapping address:

- Any number of AXI slaves can have overlapping addresses.
- These slaves must lie within the same svt_axi_system_env instance if the AXI system monitor is used (by setting svt axi system configuration::system monitor enable).
- The start address and end address of an address range that overlaps between multiple AXI slaves must match.

In other words, the entire address range for a given range must match across multiple slaves. Partial overlap of an address range is not allowed. For details, see the documentation of svt_axi_system_configuration::allow_slaves_with_overlapping_addr parameter.

 The user needs to pass a shared memory across slaves that share a common address space. This can be done by creating an instance of svt_mem in the testbench and passing the same svt_mem instance through uvm_config_db to the slave agents that have a shared address space, as shown in the following code snippet:

```
svt mem s0 s1 shared mem = new("s0 s1 shared mem", // Memory name
   "amba",
                                // Suite name
  data width, // data width
  Ο,
                                // Address region
  Ο,
                               // Lower address bound to memory
   ((1<<this.cfg.slave cfg[0].addr width)-1));  // Upper address</pre>
bound to memory
s0 s1 shared mem.set meminit(svt mem::ADDRESS,0,0); // Memory
 initialization
  uvm config db#(svt mem)::set(this, "axi system env.slave[0]",
 "axi slave mem",
                                                   s0 s1 shared mem);
  uvm config db#(svt mem)::set(this, "axi system env.slave[1]",
 "axi slave mem",
                                                   s0 s1 shared mem );
```

- The attributes of the slaves which have overlapping addresses, such as data width, can be different
- If the slaves that share memory have different data widths, the data width of the shared memory must be equal to or greater than the largest data width of the slaves that share an address space.

For example, if there are three slaves of data width 32, 64 and 128 bits which share an address range, the data width of the memory created in the testbench can be 128, 256, 512 or 1024.

- If the slaves that share memory have different address widths, the minimum and maximum address of the memory created in the testbench should accommodate the largest addressable region.
- There is no arbitration of accesses between the two shared interfaces to memory. If there are accesses to the same location at the same time, the actual value written to memory is not deterministic.

How to Generate ACE WriteEvict Transactions

The AXI Verification IP supports the ACE WriteEvict transactions.

The following port configuration class members have been added to support this feature:

```
• svt axi port configuration::writeevict enable
```

• svt axi port configuration::awunique enable

The following port transaction class members have been added to support this feature:

```
    svt axi transaction::coherent xact type
```

• svt axi transaction::is unique

For more details, see the AXI Class Reference.

Why the User Needs to Disable Auto Item Recording

If you are using AHB UVM or AXI UVM Verification IP, you need to define a macro named UVM_DISABLE_AUTO_ITEM_RECORDING. This section describes why this macro needs to be defined, and what are its implications if a user defined driver and sequencer also exist in the same environment.

AXI and AHB protocols are pipelined protocols. In pipelined protocols, driver needs to initiate the next transaction before the previous transaction completes. Thus, the VIP driver indicates <code>seq_item_port.item_done()</code> much before the transaction is completed on the bus, so that the sequencer can provide next sequence item to the driver. Driver does not wait for a transaction to complete before <code>calling seq item port.item done()</code>.

For AXI, seq_item_port.item_done() is called as soon as the driver accepts a transaction from the sequencer. For AHB, seq_item_port.item_done() is called when penultimate beat address of the current transaction is accepted by the slave. The VIP explicitly marks end of transaction when the transaction actually completes on the interface, instead of letting UVM do it. Hence, VIP needs to define UVM DISABLE AUTO ITEM RECORDING macro.

If the environment contains a user defined driver/sequencer, and the macro UVM_DISABLE_AUTO_ITEM_RECORDING is defined, user needs to make sure that the driver explicitly marks end of transaction when transaction actually completes on the interface. For example, for a non-pipelined protocol, user can call req.end_tr() in the driver code after calling seq_item_port.item_done(), assuming that seq_item_port.item_done() is called only after the transaction is complete. Alternatively, user can call req.end_tr() in the corresponding sequence, after the sequence unblocks based on seq_item_port.item_done().

For pipelined protocol, user needs to wait till the transaction is complete on the bus, before calling req.end_tr().

Code snippet of the driver (assuming non-pipelined protocol):

```
seq_item_port.item_done();
req.end tr();
```

Code snippet of the sequence (assuming non-pipelined protocol):

```
`uvm_do(req);
req.end_tr();
```

Note:

VIPs for pipelined and non-pipelined protocols are designed to work correctly when UVM_DISABLE_AUTO_ITEM_RECORDING macro is defined.

How Does the Interconnect VIP Handle Barrier Transactions?

When a barrier transaction is received, the VIP blocks further progress of all transactions received after it until the transactions received prior to the barrier are complete. The response to a READBARRIER is sent only when prior READ type transactions are complete. The same applies to WRITEBARRIER. A barrier transaction does not result in a snoop to other masters.

Steps to debug the barrier transactions are as follows:

- 1. Check the number of transactions began, but did not end. Lookup for the Transaction started and Transaction ended message to figure this out.
- 2. From the transactions being performed, check how many are before the barrier and how many are after the barrier.
- 3. If there are any transactions before the barrier which is not complete, then the response to the barrier will not be sent. Subsequent transactions will also be blocked. So check why transactions before the barrier did not complete.
- 4. If there are transactions after the barrier which are blocked, check if the barrier itself completed.

Note that barriers in ACE are sent as pairs. So the core should be sending a READBARRIER and a WRITEBARRIER to the interconnect corresponding to a synchronization barrier.

Note:

The Interconnect VIP is not a behavioural model of the CCI-400. It is only one of the many implementations of the interconnect which is compliant to the ACE specification. In particular, we may not be bothered about ensuring optimal performance (not from a simulation perspective, but from bus utilization perspective etc.). The timings of the transactions (snoop for example) initiated by the interconnect VIP will be very different from CCI-400.

The easiest way to debug the Interconnect VIP is to enable the system monitor and see the transaction summary (the requirement is that there is an AXI VIP connected to every port). The system monitor can be enabled and simulation run in <code>UVM_HIGHAND SUMMARY</code> at the end of the log. If you do not want to run simulation in <code>UVM_HIGH</code>, but would like to see the summary report the <code>svt axi system configuration::display summary report should be set.</code>

How to Access a Byte Level Data of AXI Slave VIP Memory Using backdoor read/write?

The AXI slave VIP memory is modeled using the class <code>svt_mem</code>. The svt_mem's backdoor methods update the memory based on the <code>data_width</code>. There is no easy way to read/ write a single byte of data at a given address location.

The AXI slave VIP has the following APIs that makes it easy to access byte level data:

```
task write_byte(input bit[`SVT_AXI_MAX_ADDR_WIDTH-1:0] addr, bit[7:0]
  data);
task read_byte(input bit[`SVT_AXI_MAX_ADDR_WIDTH-1:0] addr, output
  bit[7:0] data);
```

For example,

1. To write a single byte of data ('h0f) at address 'h100 from the test, you can use:

```
env.axi system env.slave[0].write byte(32'h100, 8'h0f);
```

2. To read a single byte of data at the address 'h200 from the test, you can use:

```
bit[7:0] read_data;
env.axi_system_env.slave[0].read_byte(32'h200, read_byte);
$display("data at address 'h200: %h", read byte);
```

Data Integrity Checks

The following data integrity checks are performed by the system monitor. For specific information on the checks, see the class reference documentation of the checks:

```
svt_axi_system_checker::data_integrity_check
svt_axi_system_checker::data_integrity_with_outstanding_coherent_write_ch
eck
svt_axi_system_checker::master_slave_xact_data_integrity_check
```

Memory Based Data Integrity Check

The data_integrity_check performs a check on data integrity by comparing data in a write or read transaction on the master side, with the data in the same address location in AXI Slave VIP memory. This check is performed only when svt axi system configuration::posted write xacts enable is not set.

Another related configuration member is

svt_axi_port_configuration::memory_update_for_read_xacts_enable. This variable must be 1 if a slave is DUT (that is Slave VIP is in passive mode) and if DUT can return data for locations not written through previous WRITE transactions.

The data integrity check is bypassed in the following situations:

- A WRITE transaction to an overlapping address is detected during the life time of the transaction being checked.
- svt_axi_port_configuration::memory_update_for_read_xacts_enable is set
 and a READ transaction to an overlapping address is detected during the lifetime of the
 transaction being checked.
- There is a WRITENOSNOOP or READNOSNOOP transaction to an address which is in a shareable domain or the shareability domains of the address received in the WRITENOSNOOP/READNOSNOOP transactions is not configured. Shareability domains are configured using svt_axi_system_configuration::create_new_domain() and svt_axi_system_configuration::set_addr_for_domain()

Transaction Correlation Based Data Integrity Check

The master_slave_xact_data_integrity_check is performed to ensure data integrity between master transactions and the corresponding slave transactions across an

interconnect. These checks are performed only if either of the following parameters are set:

- svt_axi_system_configuration::posted_write_xacts_enable
 (or)
- svt axi system configuration:: master slave xact data integrity check enable.

This check is performed by correlating slave transactions to master transactions and comparing data between the correlated master and slave transactions. The system monitor requires additional information so that it can properly correlate master transactions and slave transactions. The following fields must be set in the configuration:

- svt_axi_system_configuration::id_based_xact_correlation_enable
- svt axi system configuration::source master info id width
- svt axi system configuration::source master info position
- · svt axi system configuration::source interconnect id xmit to slaves
- svt axi system configuration::source master id wu wlu xmit to slaves
- svt axi port configuration::source master id xmit to slaves

Other configuration parameters which may be optionally set are:

```
• svt axi port configuration::is source master id and dest slave id same
```

If a DUT does not support ID based transaction routing (which means, there is no defined relationship between IDs generated at the master and ID of corresponding transactions sent to slave), the system monitor can still correlate master and slave transactions based on address and data. Providing ID based correlation gives additional hints to narrow down on the correlated transactions and makes the matches more accurate. If the DUT supports this, it is recommended that the system monitor be configured with the appropriate information about transaction IDs using above mentioned configuration members.

Some DUTs support partial ID based correlation. For example, ID of transactions from some masters have a defined relationship to the ID of corresponding slave transactions. In this scenario, ID based correlation can be enabled on per port level by using the following configuration parameter:

```
• svt axi port configuration::id based xact correlation enable
```

You can retrieve a system transaction that has the correlated information through the following callback in svt axi system monitor callback:

```
virtual function
void master_xact_fully_associated_to_slave_xacts
```

```
(svt_axi_system_monitor system_monitor,svt_axi_system_transaction
  sys_xact);
endfunction
```

The following properties in the system transaction can be used to retrieve the master and slave transaction information from the callback. You can perform custom checks in the callback based on the following:

```
svt_axi_system_transaction::master_xact
svt axi system transaction::assoc slave xacts[$]
```

The master_slave_xact_data_integrity_check is not intended to replace the data_integrity_check, but it is meant to supplement it by addressing the situations where memory based checking has limitations and need to be bypassed. It also provides a powerful mechanism for users to do custom functional as well as performance checks based on the callback provided.

The system monitor supports correlation of master transactions to slave transactions when Interconnect converts FIXED bursts to INCR bursts as below:

- · Master sends a FIXED burst of a given burst size and burst length
- Interconnect converts this into 'burst length' number of INCR transactions, each of
 which has a burst size of 8-bit and burst length based on the burst size of the master
 transaction. For example, if you consider that the master sends a FIXED burst with
 burst_size of 32 bits and length of 8. This is converted into 8 INCR transactions of
 burst_size 8-bit and burst_length 4 (corresponding to burst_size of 4 bytes of the
 original transaction).

In above case, the system monitor can associate the INCR slave transactions to FIXED burst master transactions. The protocol check master_slave_xact_data_integrity_check performs this check.

Setting up Secure and Non-Secure access mechanism for AXI-ACE Master

By default when cacheline is written or read by VIP master agent or backdoor APIs, they are agnostic to any secure/non-secure protection specialization. ACE protocol indicate the Secure/Non-Secure access using AxPROT[1].

Here is how VIP can be configured to manage this protection mechanism

 The following port configuration attributes enable this mechanism for corresponding VIP agent

```
svt_axi_port_configuration::tagged_address_space_attributes_enable =
1;
```

// This Enables support of independent secure and non-secure address space, including cacheline for snoop response

2. The following this configuration setting the AxProt[1] bit will be used as ADDRESS - MSB by VIP to write/read the cacheline, so address width must be set accordingly.

For example, if you had set SVT_AXI_MAX_ADDR_WIDTH macro to maximum address width possible across any agent in given system (for example, 44), then you need to set it '1+' to accommodate the tagged address bit (MSB appended to address coming from AxPROT[1]).

Example:

```
`define SVT AXI MAX ADDR WIDTH 45
```

 You also need to set the address tag attribute width, which is used to indicate on how many bits of AxPROT will be used (currently there is support for only AxPROT[1], hence setting it to '1' is good enough)

Example

```
`define SVT AXI ADDR TAG ATTRIBUTES WIDTH 1
```

4. Set the VIP master agent addr_width <= SVT_AXI_MAX_ADDR_WIDTH `SVT_AXI_ADDR_TAG_ATTRIBUTES_WIDTH

Here is how VIP manages secure and non-secure address ranges :-

Whenever VIP master will see the cacheline store (For example, addr 20000000000), then the address information in cache will be stored based on actual address, appended with MSB value from AxPROT[1] (that address MSB value stored in cache will be! (AxPROT[1]))

For example, address stored in cache for the case, where AxPROT[1] was "1' (i.e non secure) will be 020000000000.

User Backdoor WRITE and READ to Master Cache

These operations should access respective cacheline using thess tagged address (MSB appended to actual cacheline address as 1/0 for secure and non-secure respectively)

Each write backdoor should be followed by set_prot_type call for that cacheline. VIP also does it under the hood when it writes to cache.

```
svt_axi_cache::set_prot_type(addr_t addr, int is_privelged = -1, int
is secure = -1, int is instruction = -1)
```

Note:

VIP supports only AxPROT[1] value currently that is, is_secure argument, hence passing any/no value to other arguments (is_privileged and is instruction) will not make any difference.

Snoop Filter Support

Some interconnects have a snoop filter which keeps track of allocations and de-allocations of cachelines in masters connected to it. The interconnect uses this information to decide which masters to snoop when a coherent transaction is received. Snoops are not broadcasted, but sent only to masters that have an entry in the cache. From a system monitor's point of view, the main difference when it is connected to an interconnect with/without a snoop filter is in the correlations it makes between coherent and snoop transactions and the corresponding checks on the ports on which it expects snoop transactions. If snoop filter is not enabled, all ACE masters will be expected to receive a snoop corresponding to a coherent transaction. If snoop filter is enabled, the system monitor keeps track of allocations and deallocations of cachelines in ACE masters and it expects only those ports which have an allocation to be snooped. Snoop filter configuration is a port level configuration. If the interconnect supports snoop filter, all masters connected to the interconnect must have the following parameter set:

```
svt axi port configuration::snoop filter enable
```

Snoop Address Translation

Some interconnect DUTs support a feature where there is a translation in snoop address. Typically, higher order bits of the snoop transaction address may be truncated. Any such transformation can be indicated through the following callback:

```
svt_axi_system_monitor_callback::snoop_transaction_user_addr
```

You must update the following parameters in the system transaction to reflect the actual snoop address sent:

```
svt_axi_system_transaction::expected_snoop_addr
svt axi system transaction::expected snoop filter addr
```

Note:

The second attribute is expected to have the same value as the first. However, the first attribute (expected_snoop_addr) is not present for transactions that do not have a snoop such as WRITEBACK transactions. The second attribute (expected_snoop_filter_addr) would be present and must be updated for such transactions because it has an impact on the snoop filter.

Configuration Requirements to Enable System Level Cover Groups Which Use Master to Slave Transaction Association

To enable system level cover groups which use master to slave transaction association, user needs to enable following configuration parameter:

svt axi system configuration::id based xact correlation enable

Exclusive Access Support

Exclusive Access Related Configurations

AMBA VIP uses individual exclusive access monitor for each port and therein tracking each exclusive sequences independently through combination of transaction ID (representing master id) and transaction address. Exclusive monitor sets and resets itself depending on the sequence of exclusive or normal type transactions. While it tracks each exclusive sequence it prepares expected response for both read and write transactions based on whether the exclusive sequence was successful or not. If any mismatch found between expected and actual response, then it reports error and possible underlying cause. This indicates that if there was no exclusive read performed or if the monitor is already reset or exclusive read address was reset before receiving exclusive write.

 $//\ \mbox{enables}$ or disables exclusive access completely. VIP neither generates EXOK response nor expects it.

• exclusive_access_enable

// exclusive monitors for each port can be disabled even if exclusive access is enabled. If disabled then VIP doesn't track exclusive accesses and allows all type of responses to exclusive transactions and doesn't report any error related to exclusive access checks.

exclusive monitor enable

// indicates the maximum number of open exclusive sequence supported. Once an exclusive sequence is started inside exclusive monitor it is checked against existing number of open exclusive sequences. When exclusive write completes the sequence then that sequence is removed from the exclusive sequence tracking. Attempts to exceed this max number results in a failed exclusive access read response of OKAY instead of EXOKAY.

max_num_exclusive_access

Number of ADDRESS bits that need to be monitored by the exclusive monitors for current port in order to support one or more independent exclusive access thread. This is currently applicable only for ACE Exclusive transactions.

Note:

Configuring with value 0 means that no address is being monitored by the corresponding exclusive monitor and hence exclusive access to different address might also affect the current thread.

num_addr_bits_used_in_exclusive_monitor

Similar as above. This is currently applicable only for ACE Exclusive transactions.

• num_id_bits_used_in_exclusive_monitor

If set to '1' then VIP will not assert error if Master sends Exclusive Store without sending exclusive Load. However, if 'Exclusive Store' is sent from the invalid cacheline state, then the VIP will still assert error because that is not a valid state to start 'Exclusive Store'.

rand bit allow exclusive store without exclusive load = 0;

If set to '1' then VIP will respond to very first Exclusive Store with EXOKAY response. This means that if no master has performed any exclusive transaction after reset is deasserted, and if one master issues exclusive store, then the VIP responds with EXOKAY or will expect EXOKAY response from the coherent interconnect.

Note:

Reference point of first exclusive store is reset.

- rand bit allow first exclusive store to succeed = 0;
 - If set to '1', then 'Exclusive Monitor' is reset once 'Exclusive Store' is successful.
 - If set to '0', then 'Exclusive Monitor' remains set even when 'Exclusive Store' is successful.

Note:

VIP would still reset 'Exclusive Monitor' for failed 'Exclusive Store' attempt, irrespective of the value set for this parameter.

rand bit reset_exclusive_monitor_on_successful_exclusive_store = 1;

Exclusive Access Checks

/** Checks that ARLEN and ARSIZE are valid for exclusive read transaction $^{\star}/$

```
signal valid exclusive arlen arsize check;
/** Checks that ARCACHE is valid for exclusive read transaction */
signal valid exclusive arcache check;
/** Checks that address is aligned for exclusive read transaction */
signal valid exclusive read addr aligned check;
/** Checks that AWLEN and AWSIZE are valid for exclusive read transaction
signal valid exclusive awlen awsize check;
/** Checks that AWCACHE is valid for exclusive read transaction */
signal valid exclusive awcache check;
/** Checks that address is aligned for exclusive read transaction */
signal_valid_exclusive_write_addr_aligned check;
/** Checks that address is generated same for exclusive read and write
* transactions */
exclusive_read_write_addr_check;
/** Checks that id is generated same for exclusive read and write
* transactions */
exclusive read write id check;
/** Checks that response generated for exclusive load accesss is correct
exclusive load response check;
/** Checks that response generated for exclusive store accesss is correct
* /
exclusive store response check;
/** Checks that master does not permit an Exclusive Store transaction to
* in progress at the same time as any transaction that registers that it
* is performing an Exclusive sequence
exclusive_store_overlap_with_another_exclusive_sequence_check;
/** Checks that, once a master receives successful exclusive store
response EXOKAY
* from interconnect, then no other master should be provided with EXOKAY
response,
* until current master acknowledges completing successful exclusive store
by asserting RACK
exokay not sent until successful exclusive store rack observed check;
/** Checks that READ_ONLY_INTERFACE does not support exclusive access
* Applicable only for AXI4 VIP
* Passive Master, Passive Slave and Active slave will perform this
* check
*/
excl access on read only interface check;
/** Checks that WRITE ONLY INTERFACE does not support exclusive access
* Applicable only for AXI4 VIP
* Passive Master, Passive Slave and Active slave will perform this check
excl access on write only interface check;
/** Checks that burst length is generated same for exclusive read and
write
* transactions */
exclusive read write burst length check;
```

```
/** Checks that burst size is generated same for exclusive read and write
* transactions */
exclusive_read_write_burst_size_check;
/** Checks that burst type is generated same for exclusive read and write
* transactions */
exclusive_read_write_burst_type_check;
/** Checks that cache type is generated same for exclusive read and write
* transactions */
exclusive read write cache type check;
/** Checks that protection type is generated same for exclusive read and
write
* transactions */
exclusive read write prot type check;
/** Checks that exclusive transaction sent on AXI ACE interface are
* only of WRITENOSNOOP, READNOSNOOP, READCLEAN, READSHARED and
CLEANUNIQUE type */
exclusive ace transaction type check;
/**Checks the valid response of EXOKAY response is only for readnosnoop
 Transactions */
exokay resp observed only for exclusive transactions check;
/**Checks that if cacheline is in invalid state then exclusive load
 transaction is issued only as READCLEAN or READSHARED */
exclusive load from valid state check;
/**Checks that if cacheline is in invalid state then exclusive store
transaction is not issued */
exclusive store from valid state check;
/**Checks that if cacheline is in shared state then exclusive transaction
 is issued only as CLEANUNIQUE, READCLEAN or READSHARED*/
exclusive transaction from shared state check;
/** Checks that an exclusive sequence is reset after a cacheline is
* invalidated by a snoop. This checks that after a snoop invalidates
* a cacheline, an exclusive load is always sent prior to sending the
* exclusive store. */
restart exclusive seq post cache line invalidation check;
/** Checks that if cacheline is in invalid state then exclusive load
transaction is issued
* only as READCLEAN or READSHARED */
exclusive load from valid state sys check;
/** Checks that if cacheline is in invalid state then exclusive store
 transaction is not issued */
exclusive store from valid state sys check;
signal valid exclusive arlen arsize check
signal valid exclusive arcache check
signal valid exclusive read addr aligned check
signal valid exclusive awlen awsize check
signal valid exclusive awcache check
signal valid exclusive write addr aligned check
exclusive_read_write_addr_check
exclusive read write id check
exclusive load response check
exclusive_store_response_check
exclusive store overlap with another exclusive sequence check
exokay not sent until successful exclusive store rack observed check
```

```
exclusive_read_write_burst_length_check
exclusive_read_write_burst_size_check
exclusive_read_write_burst_type_check
exclusive_read_write_cache_type_check
exclusive_read_write_prot_type_check
exclusive_ace_transaction_type_check
exclusive_ace_transaction_type_check
exokay_resp_observed_only_for_exclusive_transactions_check
exclusive_load_from_valid_state_check
exclusive_store_from_valid_state_check
exclusive_transaction_from_shared_state_check
restart_exclusive_seq_post_cache_line_invalidation_check
exclusive_load_from_valid_state_sys_check
exclusive_store_from_valid_state_sys_check
```

How Exclusive Accesses From Multiple Clusters are Modeled in System Monitor (exclusive monitor per ID)?

System Monitor uses Exclusive Monitor for each AXI_ACE port irrespective of exclusive monitor inside port monitor. System Monitor currently doesn't track exclusive accesses for AXI3/AXI4/ACE_LITE ports as those are tracked at port monitor level. Additionally, each of these Exclusive monitors independently tracks supported number of exclusive sequence based on transaction ID and address. Number of bits considered for transaction ID can be used to model multiple processors within a single cluster. For ACE Exclusive accesses, each of these PoS Exclusive Monitors observes all master transactions in the system i.e. both coherent and snoop transactions. This means, for each coherent transaction all PoS Exclusive Monitors take appropriate actions based on its internal state and the observed transaction. If multiple exclusive sequence is open in more than one PoS Excl Monitor then one may make it successful and others will get reset. It is also possible that based on the observed coherent or snoop transaction monitor will get reset. Invalidating snoop transactions will always reset corresponding PoS Exclusive Monitor.

Backdoor Cache Access Methods

Cache is modeled using the class 'svt_axi_cache'. This has the following methods for backdoor access. See the HTML class reference doc for descriptions:

```
$DESIGNWARE_HOME/vip/svt/amba_svt/latest/doc/class_ref/axi_svt_uvm_class_
reference/html/class_svt_axi_cache.html

function bit backdoor_write ( int index , addr_t addr = 0, bit [7:0] data
[], bit byteen [],
int is_unique = -1, int is_clean = -1, longint age = -1 )
function bit get_cache_type ( addr_t addr , output bit [3:0] cache_type )
function bit get_prot_type ( addr_t addr , output bit is_privileged ,
   output bit is_secure , output bit is_instruction )
function bit get_status ( addr_t addr , output bit is_unique , output bit
   is clean )
```

```
function bit invalidate_addr ( addr_t addr )
function void invalidate_all ( )
function bit read_by_addr ( input addr_t addr , output int index , output
bit [7:0] data [], output bit is_unique , output bit is_clean , output
longint age )
function bit set_cache_type ( addr_t addr , bit [3:0] cache_type )
function bit set_prot_type ( addr_t addr , int is_privileged = -1, int
is_secure = -1, int is_instruction = -1 )
function bit update_status ( addr_t addr , int is_unique , int is_clean )
```

AXI4 Stream Protocol

Concepts

The AXI4-stream protocol is used as a standard interface to connect components that share data. The interface can be used to connect a single master, that generates data, to a single slave, that receives data. The protocol can also be used when connecting larger numbers of master and slave components. The data is shared in the form of data streams. A data stream can be a series of individual byte transfers or a series of byte transfers grouped together in packets.

The following section describes the below components:

Master Agent

The Master Agent encapsulates Master Sequencer, Master Driver, and Port Monitor. The Master Agent can be configured to operate in active mode and passive mode. You can provide AXI4_STREAM sequences to the Master Sequencer.

The Master Agent is configured using a port configuration, which is available in the system configuration. The port configuration should be provided to the Master Agent in the build phase of the test.

Within the Master Agent, the Master Driver gets sequences from the Master Sequencer. The Master Driver then drives the AXI4_STREAM transactions on the AXI4_STREAM port. The Master Driver and port Monitor components within Master Agent call callback methods at various phases of execution of the AXI4_STREAM transaction.

After the AXI4_STREAM transaction on the bus is complete, the completed sequence item is provided to the analysis port of Port Monitor for use by the testbench.

test top

uvm_test

Port
Config

Master agent

Slave DUT

Figure 19 Usage With Standalone Master Agent

Slave Agent

The Slave Agent encapsulates Slave Sequencer, Slave Driver, and Port Monitor. The Slave Agent can be configured to operate in active mode and passive mode. You can provide ATB response sequences to the Slave Sequencer.

The Slave Agent is configured using port configuration, which is available in the system configuration. The port configuration should be provided to the Slave Agent in the build phase of the test or the testbench environment.

In the Slave Agent, the Port Monitor samples the AXI4_STREAM port signals. When a new transaction is detected, the Port Monitor provides a response request sequence item to the Slave Sequencer through port response_request_port. The slave response sequence within the sequencer programs the appropriate slave response. The updated response sequence item is then provided by the Slave Sequencer to the Slave Driver. The Slave Driver in turn drives the response on the AXI4_STREAM bus.


The slave driver expects the slave response sequence to,

- Return same handle of the slave response object as provided to the sequencer by the port monitor
- Return the slave response object in zero time, that is, without any delay after sequencer receives object from the port monitor

If any of the above conditions are violated, the slave agent issues a FATAL message.

The Slave Driver and Monitor call callback methods at various phases of execution of the AXI4_STREAM transaction. After the AXI4_STREAM transaction on the bus is complete, the completed sequence item is provided to the analysis port for use by the testbench.

Figure 20 Usage with Standalone Slave Agent



Interface signals

Agents in Active and Passive Mode

In active mode, Master and Slave components generate transactions on the signal interface.

Master and Slave components continue to perform passive functionality of coverage and protocol checking. You can enable/disable this functionality through configuration.

The Port Monitor within the component performs protocol checks only on sampled signals. That is, it does not perform checks on the signals that are driven by the agent. This is because when the agent is driving an exception (exceptions are not supported in this release) the Monitor should not flag an error, since it knows that it is driving an exception. Exception means error injection.

Component behavior in passive mode

In passive mode, master and slave components do not generate transactions on the signal interface. These components only sample the signal interface.

Master and Slave components monitor the input and output signals, and perform passive functionality such as coverage and protocol checking. You can enable/disable this functionality through configuration options.

The port monitor within the component performs protocol checks on all signals. In passive mode, signals are considered as input signals.

AXI5 Stream Protocol

AXI VIP supports the parity check signals introduced in AXI5 stream protocol. VIP agents support the parity check signals in both active and passive modes.

User Interface

To enable the AXI5 stream interface, you need to define the macro SVT_AXI5_STREAM_ENABLE and set svt_axi_port_configuration::axi_interface_type to AXI4_STREAM.

Configuration Parameters

The protection scheme employed on a VIP agent is defined by the property svt_axi_port_configuration::stream_check_type. This configuration attribute can take these two values:

- STREAM CHECK TYPE FALSE: Parity check feature is disabled.
- STREAM_CHECK_TYPE_ODD_PARITY_BYTE_ALL: Odd parity checking is included for all signals. Each bit of the parity signal covers up to 8 bits.

The default value of this variable is STREAM CHECK TYPE FALSE.

Transaction Class Variables

These are the transaction class variables associated with parity check feature:

- svt_axi_transaction::tdatachk_parity_value[]
- svt_axi_transaction::is_tdatachk_passed[]
- svt_axi_transaction::is_tdatachk_parity_error
- svt axi transaction::tstrbchk parity value[]

- svt axi transaction::is tstrbchk passed[]
- svt axi transaction::tkeepchk parity value[]
- svt axi transaction::is tkeepchk passed[]
- svt axi transaction::tuserchk parity value[]
- svt_axi_transaction::is_tuserchk_passed[]
- svt axi transaction::tidchk parity value
- svt axi transaction::is tidchk passed
- svt_axi_transaction::tdestchk_parity_value
- svt axi transaction::is tdestchk passed

Signal Interface

These are the parity check signals that are part of manager and subordinate VIP interfaces.

Check Signal	Signals Covered	Check Signal Width	Granularity	Check Enable
tvalidchk	tvalid	1	1	aresetn
treadychk	tready	1	1	aresetn
tdatachk	tdata	[(`CEIL(`SVT_AXI_MAX_DATA_WIDTH,8))-1:0]	8	tvalid
tstrbchk	tstrb	[(`CEIL(`SVT_AXI_TSTRB_WIDTH,8))-1:0]	1-8	tvalid
tkeepchk	tkeep	[(`CEIL(`SVT_AXI_TKEEP_WIDTH,8))-1:0]	1-8	tvalid
tlastchk	tlast	1	1	tvalid
tidchk	tid	[(`CEIL(`SVT_AXI_MAX_TID_WIDTH,8))-1:0]	1-8	tvalid
tdestchk	tdest	[(`CEIL(`SVT_AXI_MAX_TDEST_WIDTH,8))-1 :0]	1-8	tvalid
tuserchk	tuser	[(`CEIL(`SVT_AXI_MAX_ADDR_USER_WIDTH, 8))-1:0]	1-8	tvalid

Support for TWAKEUP Signal

The AXI Stream VIP supports the wake-up signal feature and the corresponding parity check signal for AXI5 Stream interface.

This feature is supported in these components:

- Active Manager
- Passive Manager
- · Active Subordinate
- · Passive Subordinate

User Interface

To enable wakeup signaling feature of AXI5 Stream interface:

- SVT AXI5 STREAM TWAKEUP ENABLE macro needs to be defined
- svt_axi_port_configuration::axi_interface_type set to AXI4_STREAM
- svt_axi_port_configuration::stream_twakeup_signal set to STREAM TWAKEUP TRUE

VIP Configurations

You can use these variables to configure the wake-up signaling feature.

Variable Name	Purpose	Default Value
<pre>svt_axi_port_configuration::stre am_twakeup_signal</pre>	The wake-up signaling feature can enabled or disabled on the AXI5 Stream interface using these variables. This configuration attribute can take the these two values:STREAM_TWAKEUP_FALSE: Wake-up feature is disabled on the AXI5 Stream interface.STREAM_TWAKEUP_TRUE: Wake-up feature is enabled on the AXI5 Stream interface.	Default value of this variable is STREAM_ TWAKEUP_FALSE
<pre>svt_axi_port_configuration::stre am_check_type</pre>	The parity check scheme employed on a port is defined by this variable. This configuration attribute can take these two values:STREAM_CHECK_TYPE_FALSE: Parity check feature is disabled.STREAM_CHECK_TYPE_ODD_PARITY_BYTE_A LL: Odd parity checking included for all signals. Each bit of the parity signal covers up to 8 bits.	Default value of this variable is STREAM_CHECK_TYPE_FALSE.

Variable Name	Purpose	Default Value
<pre>int unsigned svt_axi_port_configuration::subo rdinate_wait_twakeup_tready</pre>	This variable determines if the subordinate components would wait for asserted twakeup before asserting tready and the number of clock cycles to be waited. Value of 0 means the subordinate components would not wait for asserted twakeup. Value of positive means the max clock cycles that subordinate components will wait for asserted twakeup, as it could interact with svt_axi_transaction::num_wait_cyclesOnly applicable when svt_axi_port_configuration::stream_twakeup_signal are set to STREAM_TWAKEUP_TRUE.	
<pre>int unsigned svt_axi_port_configuration::twak eup_assert_min_delay</pre>	This variable determines the minimum value of svt_axi_transaction::twakeup_assert_delay. Only applicable when svt_axi_port_configuration::stream_twakeup_signal are set to STREAM_TWAKEUP_TRUE.	Default value is 1.
int unsigned svt_axi_port_configuration::twakeup_a ssert_max_delay	This variable determines the maximum value of svt_axi_transaction::twakeup_assert_delay. Only applicable when svt_axi_port_configuration::stream_twakeup_signal are set to STREAM_TWAKEUP_TRUE.	Default value is 4.
int unsigned svt_axi_port_configuration::twakeup_le ast_deassert_min_delay	This variable determines the minimum value of svt_axi_transaction::twakeup_least_deassert_delay. Only applicable when svt_axi_port_configuration::stream_twakeup_signal are set to STREAM_TWAKEUP_TRUE.	Default value is 0.
int unsigned svt_axi_port_configuration::twakeup_le ast_deassert_max_delay	This variable determines the max value of svt_axi_transaction::twakeup_least_deassert_delay. Only applicable when svt_axi_port_configuration::stream_twakeup_signal are set to STREAM_TWAKEUP_TRUE.	Default value is 5.

VIP Transaction Class Updates

These fields are added in svt axi transaction class:

- rand twakeup_assert_mode_enum svt_axi_transaction::twakeup_assert_mode
 - TWAKEUP_NONE indicates twakeup is disabled.
 - TWAKEUP_BEFORE_TVALID indicates twakeup asserted before tvalid.
 - TWAKEUP_DURING_TVALID indicates twakeup asserted during tvalid.

- TWAKEUP_AFTER_TVALID indicates twakeup asserted after tvalid.
- Only applicable when svt_axi_port_configuration::stream_twakeup_signal are set to STREAM TWAKEUP TRUE.
- rand int unsigned svt axi transaction::twakeup assert delay

This variable represents the delay between twakeup and tvalid assertions.

 For svt_axi_transaction::twakeup_assert_mode, it is constrained in the range of svt_axi_port_configuration::twakeup_assert_min_delay (default 1) to svt_axi_port_configuration::twakeup_assert_max_delay (default 4).

Only applicable when svt_axi_port_configuration::stream_twakeup_signal are set to STREAM_TWAKEUP_TRUE, and svt_axi_transaction::twakeup_assert_mode is set to TWAKEUP_BEFORE_TVALID/TWAKEUP_AFTER_TVALID.

Signal Interface

These signals are added in manager and subordinate interfaces:

 TWAKEUP Signal (Applicable when SVT_AXI5_STREAM_TWAKEUP_ENABLE is set to 1).

Signal	Signal Source	Signal Width	Description
TWAKEUP	Manager	1	twakeup identifies any activity associated with a AXI5-Stream interface.

•

 TWAKEUPCHK Signal (Applicable when SVT_AXI5_STREAM_TWAKEUP_ENABLE is set to 1)

Check Signal	Signals Covered	Check Signal Width	Granularity	Check Enable
twakeupchk	twakeup	1	1	aresetn

These signals are added in the following interfaces:

- svt_axi_master_if
- svt axi slave if
- svt axi master bind if

- svt axi slave bind if
- svt axi master param if and
- svt axi slave param if.

AXI VIP Components

When svt_axi_port_configuration::stream_twakeup_signal is set to STREAM TWAKEUP TRUE, AXI active manager VIP drives the twakeup signal.

When svt_axi_port_configuration::stream_twakeup_signal is set to STREAM_TWAKEUP_TRUE and ** svt_axi_port_configuration::stream_check_type is set to STREAM_CHECK_TYPE_ODD_PARITY_BYTE_ALL, AXI active manager VIP drives the twakeupchk signal.

For svt_axi_transaction:twakeup_assert_mode::TWAKEUP_BEFORE_TVALID, the AXI master VIP asserts twakeup signal svt_axi_transaction::twakeup_assert_delay amount of clock cycles before tvalid assertion.

For svt_axi_transaction:twakeup_assert_mode::TWAKEUP_AFTER_TVALID, the AXI master VIP asserts twakeup signal svt_axi_transaction::twakeup_assert delay amount of clock cycles cycle after tvalid assertion.

For svt_axi_transaction:twakeup_assert_mode::TWAKEUP_DURING_TVALID, the AXI master VIP asserts both twakeup and tvalid at the same clock cycle.

AXI Passive Manager

When svt_axi_port_configuration::stream_twakeup_signal is set to STREAM_TWAKEUP_TRUE, the AXI passive manager VIP captures and perform the relevant checks on the twakeup signal.

When svt_axi_port_configuration::stream_twakeup_signal is set to STREAM_TWAKEUP_TRUE and svt_axi_port_configuration::stream_check_type is set to STREAM_CHECK_TYPE_ODD_PARITY_BYTE_ALL, the AXI passive manager VIP captures and performs the relevant checks on the twakeupchk signal. The protocol check stream_observed_calculated_parity_check is applied to detect the parity error.

AXI Active Subordinate

When the svt_axi_port_configuration::stream_twakeup_signal is set to STREAM_TWAKEUP_TRUE, the AXI Active Subordinate VIP captures and performs the relevant checks on the twakeup signal

When the svt_axi_port_configuration::stream_twakeup_signal is set to STREAM_TWAKEUP_TRUE and svt_axi_port_configuration::stream_check_type is set to STREAM CHECK TYPE ODD PARITY BYTE ALL, the AXI passive manager VIP

captures and performs the relevant checks on the twakeupchk signal. The protocol check stream_observed_calculated_parity_check is applied to detect the parity error.

AXI Passive Subordinate

When the svt_axi_port_configuration::stream_twakeup_signal is set to STREAM_TWAKEUP_TRUE, AXI Active Subordinate VIP captures and perform the relevant checks on the twakeup signal

When the svt_axi_port_configuration::stream_twakeup_signal is set to STREAM_TWAKEUP_TRUE and svt_axi_port_configuration::stream_check_type is set to STREAM_CHECK_TYPE_ODD_PARITY_BYTE_ALL, AXI passive manager VIP captures and perform the relevant checks on the twakeupchk signal. The protocol check stream observed calculated parity check is applied to detect the parity error.

Protocol Checks

These protocol checks were added in svt axi checker to perform parity checks:

- stream_twakeup_tvalid_same_cycle_check: Checks whether the 'tvalid' and 'twakeup' are asserted at the same cycle. If it is true, then 'twakeup' must remain asserted until 'tready' is asserted.
- stream_observed_calculated_parity_check: Checks whether the observed parity value as seen in *chk signals match the calculated parity value.

Steps to Integrate the uvm_reg With AXI VIP

These are the steps to integrate the uvm_reg flow with AXI Master Agent:

- 1. Generate the System Verilog file for the register definition, using the ralgen utility.
 - ralgen -uvm -t axi_regmodel <>.ralf, this will generate a System Verilog file with
 register definition
- 2. Instantiate and create the RAL/uvm_reg model in the uvm_env and pass that handle to the AXI Master agent.

```
// Declare RAL model.
  ral_sys_axi_intermediate_slave regmodel;
virtual function void build_phase(uvm_phase phase);
  super.build_phase(phase);
  ...
/** Check if regmodel is passed to env if not then create and lock
it. */
  If (regmodel == null) begin
  regmodel =
  ral_sys_axi_intermediate_slave::type_id::create("regmodel");
  regmodel.build();
  regmodel.set_hdl_path_root(hdl_path);
```

```
`uvm_info("build_phase", "Reg Model created", UVM_LOW)
regmodel.lock_model();
end
uvm_config_db#(uvm_reg_block)::set(this,"axi_system_env.master[0]",
"axi_regmodel", regmodel);
...
endfunction: build phase
```

3. Call the reset() function of the regmodel from the reset phase of uvm env.

```
// Reset the register model
task reset_phase(uvm_phase phase);
   phase.raise_objection(this, "Resetting regmodel");
   regmodel.reset();
   phase.drop_objection(this);
endtask
```

4. To enable the uvm reg adapter of the AXI Master agent, user need to do the following

```
Set the uvm_reg_enable, svt_axi_port_configuration attribute to 1 for the desired AXI agent. this.master cfg[i].uvm reg enable= 1;
```

5. Modify the uvm reg tests, if required and execute them

```
You can find the complete example in the VIP installation (tb axi svt uvm intermediate ral sys)
```

You can download the example using the <code>dw_vip_setup_utility</code> (see Installing and Running the Examples.

Design Specific Coherent to Snoop Transaction Association

The AXI system monitor associates coherent transactions to snoop transactions. Since there is no implication of the snoops for the corresponding coherent transactions on the interface, hence the information is derived from the activities performed on the interface. There are many DUT specific scheduling behaviours that impact the behaviour in which the system monitor associates coherent transactions to snoop transactions. The snoop transactions can be determined by providing the schedule information of the NOC, if the signals within the NOC are tapped and corresponding transactions provided to the system monitor.

Solution Description

The solution description for design specific coherent to snoop transaction is described in the following example. For example, when the VIP cannot associate snoops to coherent transactions appropriately. Consider the following steps:

Note:

A topology where master[0] is a full ACE port and master[1] is an ACE-LITE port.

- 1. The DUT is configured to generate a CLEANINVALID snoop for READONCE and CLEANINVALID/MAKEINVALID for WRITEUNIQUE transactions.
- 2. Master[1] issues a READONCE transaction. While this is outstanding a WRITEUNIQUE is also issued from master[1] to the same address.
- The snoops (CLEANINVALID snoop) corresponding to the READONCE are sent first to master[0], followed by those (MAKEINVALID snoop) corresponding to WRITEUNIQUE.
- 4. The WRITEUNIQUE completes first, after which, the system monitor tries to associate the snoops.
- The system monitor associates the CLEANINVALID snoop to WRITEUNIQUE transaction.
- After the READONCE completes, it tries to associate the MAKEINVALID, but it cannot because MAKEINVALID is not configured as a valid snoop for READONCE transactions.

The system monitor tries to associate snoops in the order in which the responses complete. However, this is not the scheduling sequence maintained by the NOC. If there is visibility into the scheduling of the NOC, then the system monitor can use that information. The signals can be connected from the output of the scheduler to a VIP and provided to the corresponding transactions of the system monitor using a TLM port. The system monitor uses this information to correlate transactions. In the example, the output of the scheduler delivers the READONCE transaction followed by the WRITEUNIQUE transaction. This information is used by the system monitor to determine the READONCE transaction previously associated before the WRITEUNIQUE transaction, thereby verifying the snoops ahead in the queue are associated to the transactions which are ahead as per the scheduler's output to maintain the sequence.

User Interface

The svt_axi_port_monitor class has the following API added to push transactions from the scheduler to the port monitors. This is similar to the existing API (svt axi port monitor::push coherent xact to port monitor)

/** Task that can be used to drive an exernal coherent transaction to the port monitor. This transaction must be sampled from the output received from the scheduler within the interconnect, since the transaction sequence are used as input for this API and is used by the system monitor to associate snoops to coherent transactions */

```
extern virtual function void
push_coherent_xact_from_ic_scheduler_to_port_monitor(svt_axi_transaction
xact);
```

Single Outstanding Transaction Per AxID

The Master VIP component supports a feature where there can only be a single outstanding transaction for a given AxID value for Non-Device and Non-DVM transactions.

You must configure the following members to enable this feature:

```
• svt_axi_port_configuration::single_outstanding_per_id_enable
```

For more details on each member, see AXI Class Reference HTML documentation.

Added the following protocol check for this feature:

```
axi checker::perform non dvm non device with overlap id check
```

Interleaved Port Support

AXI VIP master or slave VIP components support interleaved set of addresses. The master components and slave components can be grouped together in interleaved group. Master or slave components within an interleaved group will support a unique non-overlapping set of address ranges. For example, assume that there are two masters within an interleaved group. Master 0 supports address range 0 to 63, Master 1 supports address range 64 to 127, Master 0 supports address range 128 to 191, Master 1 supports address range 192 to 255, and so on. It means that the Master 0 generates transactions with addresses 0 to 63, 128 to 191 and so on. The interconnect snoops Master 0 for addresses 0 to 63, 128 to 191 and so on.

- AXI System monitor issues error if it observes snoop transaction for an address that is issued to a master which does not support the address range.
- AXI System monitor issues error if it observes snoop transaction issued within the same interleaved group.

- AXI System Monitor checks whether the coherent address observed on master port falls within the interleaving address range. If not, System Monitor generates error.
- AXI System Monitor checks whether the address that is received on slave port falls in the interleaving address range. If the address does not lie in the interleaving address range for this Slave port, then the AXI System Monitor generates error.

In active mode, Master VIP checks if the coherent address generated by it falls in the interleaving address range. If the address does not lie in the interleaving address range for this master port, then the Master VIP generates error through is_valid () check. The Master VIP continues to transmit the transaction.

In active mode, Master VIP checks if the snoop address received by it falls in the interleaving address range. If the address does not lie in the interleaving address range for this master port, then the Master VIP generates error through is valid() check.

In passive mode, Master VIP checks whether the coherent or snoop address observed on this port falls within the interleaving address range. If not, then the Master VIP generates error.

In active and passive mode, Slave VIP checks if the address that is received by it falls in the interleaving address range. If the address does not lie in the interleaving address range for this Slave port, then the Slave VIP generates error.

The following configuration members must be programmed to enable this feature. For more details on each member, see AXI Class Reference HTML documentation:

```
• svt_axi_port_configuration::port_interleaving_enable
```

```
• svt_axi_port_configuration::port_interleaving_size
```

```
• svt_axi_port_configuration::port_interleaving_group_id
```

```
• svt_axi_port_configuration::dvm_sent_from_interleaved_port
```

```
· svt axi port configuration::device xact sent from interleaved port
```

```
• svt axi port configuration::port interleaving index
```

• svt axi port configuration::port interleaving for device xact enable

Example 10-1 Use Case

Scenario 1

Two interleaved ACE master (64 bytes Interleaving Size).

You must configure the *cust svt axi system configuration* file as shown below:

```
master_cfg[0].port_interleaving_enable = 1;
master_cfg[0].port_interleaving_group_id = 2;
master_cfg[0].dvm sent from interleaved port = 0;
```

```
master_cfg[0].port_interleaving_size =64;
master_cfg[0].port_id = 0;
master_cfg[0].port_interleaving_index = 0;
master_cfg[1].port_interleaving_enable = 1;
master_cfg[1].port_interleaving_group_id = 2;
master_cfg[1].dvm_sent_from_interleaved_port = 0;
master_cfg[1].port_interleaving_size =64;
master_cfg[1].port_id = 1;
master_cfg[1].port_interleaving_index = 1;
```

The VIP will take care of the interleaving based on the above configuration inputs In the above use case, VIP will generate error if address[6] == 0 address comes on port 1 and also if address[6]==1 comes on port 0.

Scenario 2

Two slaves are interleaved with interleaving size 512 bytes.

You must configure the VIP as shown below:

```
slave_cfg[0].port_interleaving_enable = 1;
slave_cfg[0].port_interleaving_group_id = 2;
slave_cfg[0].dvm_sent_from_interleaved_port = 0;
slave_cfg[0].port_interleaving_size = 512;
slave_cfg[0].port_interleaving_index = 0;
slave_cfg[0].port_id = 0;
slave_cfg[1].port_interleaving_enable = 1;
slave_cfg[1].port_interleaving_group_id = 2;
slave_cfg[1].dvm_sent_from_interleaved_port = 0;
slave_cfg[1].port_interleaving_size = 512;
slave_cfg[1].port_id = 1;
slave_cfg[1].port_interleaving_index = 1;
```

In the above scenario, slave VIP will generate an error if address[9] == 1 is observed on port 0. This is because slave[0] is configured with port_interleaving_index = 0. Therefore, port 0 is first in the interleaving scheme and expected to receive addresses only with address[9]== 0.

AXI VIP ensures that WriteUnique/WriteLineUnique transactions from one interleaved port do not overlap in time with WriteBack/WriteClean/WriteEvict transactions from the same or another interleaved port. This requirement arises from the fact that the interleaved ports within the same group are considered as a single master component by the interconnect. This behavior is applicable to all the interleaved ports within the interleaved group, irrespective of the address.

Master to Slave Path Access Coverage

This feature allows you to identify the master to slave paths covered during the simulation. The cover group name defined for this purpose is

trans_cross_master_to_slave_path_access. Note that this coverage works in conjunction with the AXI Complex Memory Map feature. For more details on covergroup, see AXI Class Reference HTML documentation.

Perform the following steps to enable this feature:

1. Enable the covergroup by setting port configuration

```
svt_axi_port_configuration::trans_cross_master_to_slave_path_access_cov_enableto
1.
```

- 2. Enable the AXI Complex Memory Map feature by setting the system configuration svt_axi_system_configuration::enable_complex_memory_map to 1.
- 3. Define the macro SVT_AMBA_PATH_COV_DEST_NAMES with the names of the slaves in the system. These are user-defined names, which identify the slave ports within the system. These names will be used in the bin names of the covergroup.

For example,

```
`define SVT_AMBA_PATH_COV_DEST_NAMES slave_0, slave_1, slave_2, slave 3, slave 4, slave 5
```

4. In Master configuration, assign the master name to

svt_axi_port_configuration::source_requester_name. This is a user-defined name, which identifies the master port. This name will be used in the bin names of the covergroup.

For example,

```
axi_sys_cfg.master_cfg[0].source_requester_name =
  $sformatf("master %0d",0);
```

5. In Master configuration, push back the slave names in to

svt_axi_port_configuration::path_cov_slave_names. Note that these names should match the names specified in the macro SVT_AMBA_PATH_COV_DEST_NAMES. These names signify the slave ports to which the master port can communicate.

For example,

```
axi_sys_cfg.master_cfg[0].path_cov_slave_names.push_back(svt_amba_addr
_mapper::slave_0);
axi_sys_cfg.master_cfg[0].path_cov_slave_names.push_back(svt_amba_add
r_mapper::slave_1);
axi_sys_cfg.master_cfg[0].path_cov_slave_names.push_back(svt_amba_add
r_mapper::slave_2);
axi_sys_cfg.master_cfg[0].path_cov_slave_names.push_back(svt_amba_add
r_mapper::slave_3);
axi_sys_cfg.master_cfg[0].path_cov_slave_names.push_back(svt_amba_add
r_mapper::slave_4);
axi_sys_cfg.master_cfg[0].path_cov_slave_names.push_back(svt_amba_add
r_mapper::slave_4);
axi_sys_cfg.master_cfg[0].path_cov_slave_names.push_back(svt_amba_add
r_mapper::slave_5);
```

- 6. Slave configuration svt_axi_port_configuration::svt_amba_addr_mapper dest_addr_mappers[] is the address mapper, which specifies the slave memory map as part of the AXI Complex Memory Map feature.
- 7. In the Slave configuration, instantiate the address mapper.

For example,

```
axi_sys_cfg.slave_cfg[0].dest_addr_mappers = new;
axi_sys_cfg.slave_cfg[0].dest_addr_mappers[0] =
  svt_amba_addr_mapper::type_id::create("axi_slave_addr_mapper");
```

8. In the Slave configuration, specify the name for the slave port. Note that this name should match the name specified in the macro SVT_AMBA_PATH_COV_DEST_NAMES. This name helps to identify the slave port. This name will be used in the bin names of the cover group.

For example,

```
axi_sys_cfg.slave_cfg[0].dest_addr_mappers[0].path_cov_slave_component
_name = svt_amba_addr_mapper::slave_0;
```

9. This step is optional and must be done only if, for a given address, the destination is different based on originating master. Note that these names should match the names specified in svt axi port configuration::source requester name.

For example,

```
axi_sys_cfg.slave_cfg[0].dest_addr_mappers[0].source_masters.push_back
("master_0");
axi_sys_cfg.slave_cfg[0].dest_addr_mappers[0].source_masters.push_back
("master_1");
axi_sys_cfg.slave_cfg[0].dest_addr_mappers[0].source_masters.push_back
("master_2");
axi_sys_cfg.slave_cfg[0].dest_addr_mappers[0].source_masters.push_back
("master_3");
axi_sys_cfg.slave_cfg[0].dest_addr_mappers[0].source_masters.push_back
("master_4");
axi_sys_cfg.slave_cfg[0].dest_addr_mappers[0].source_masters.push_back
("master_5");
```

After configuring the above settings, run the simulation and review the covergroup trans_cross_master_to_slave_path_access in coverage report.

AXI_ACE Path Coverage

The path coverage enhancement provides the cross coverage of transaction properties with Master to Slave access paths. This cross coverage can separate cross coverage group within VIP coverage.

The proposed VIP covergroup trans_cross_master_to_slave_path_access_ace cross coverage is added in port level.

Use Model:

- 1. Enable the svt axi_system_configuration::enable_complex_memory_map.
- 2. svt_axi_port_configuration::trans_cross_master_to_slave_path_access_cov_enable enables path coverage for a given master.
- 3. Define SVT_AMBA_PATH_COV_DEST_NAMES based on the names of the slaves in the system

For example,

```
`ifndef SVT_AMBA_PATH_COV_DEST_NAMES
`define SVT_AMBA_PATH_COV_DEST_NAMES
  ace_lite_slave_0,ace_lite_slave_1,ace_lite_slave_2
`endif
```

For slaves: svt_axi_port_configuration: svt_amba_addr_mapper dest addr mappers[]; // This is where slave memory map is specified.

4. The general equation to determine whether a given master address would be routed to a particular slave, is as that a master_addr and the slave's address mapper must fulfill this condition. Here global_addr actually refers to global base address of the slave.

master addr and~slave mapper.mask = slave mapper.global addr.

Here are some examples on setting address map at the slave:

 Let us say there is a total slave address space of 2 GB and it is equally divided between two slaves. The definition will be as follows:

```
Slave 1 address range is: 0000_0000 to 3FFF_FFFF (0 to 1GB)
global_addr = 0;local_addr = 0;mask = 0x3fff_ffff; (fullfill the above condition)
Slave 2: 4000_0000 to 7FFF_FFFF (1GB to 2GB)
global_addr = 0x4000_0000; local_addr = 0x4000_0000 mask = 0x3fff_ffff (fullfill the above condition)
```

Now let us say that the below address space is interleaved between the two slaves.

```
Slave 1 address range is: 0000_0000 to FFFF_FFFF

Slave 2 address range is: 0000_0000 to FFFF_FFFF

Slave_0, mapper 0 and Slave 1, mapper 0:

global addr = 0;local addr = 0;mask = ffff ffff; (fullfill the above condition)
```

Now let us say that slaves are interleaved at 400 address boundary. So the mapping of slave 1 and slave 2 has to be divided into multiple mappings. The general rule of thumb is that the mask value cannot exceed the global_addr (except when global_addr is 0 or memory is interleaved).

```
Slave_0, mapper 1: 0000_0000 to 0000_03FF -> global_addr = 32'h0000_0000; mask =32'hFFFF FBFF;
```

Slave_1, mapper 1: 0000_0400 to 0000_07FF -> global_addr = 32'h0400_0000; mask =32'hFFFF_FBFF; In this case, address 10th bit decides the Slave _0 and Slave_1, If 10th bit of address signal is 0 than Slave1 is being accessed and if its 1 than Slave2 is being accessed. Here, mask is configured based on the above condition to satisfy and address 10th bit should match to route to the particular slaves.

```
svt_amba_addr_mapper ::local addrshould be equal to the
svt_amba_addr_mapper ::global_addr and svt_amba_addr_mapper ::mask
should be configured based on the svt_amba_addr_mapper ::global_address.
svt amba addr mapper::is register addr space set as 0.
```

5. Snippet of Master Configuration with respect to Path Coverage:

• set amba sys config()

set axi system configuration()

```
foreach(axi_sys_cfg.master_cfg[i]) begin
   axi_sys_cfg.master_cfg[i].source_requester_name =
   $sformatf("ace_master_%0d",i);
axi_sys_cfg.master_cfg[i].path_cov_slave_names.push_back(svt_amba_addr_mapper::ace_lite_slave_0);
axi_sys_cfg.master_cfg[i].path_cov_slave_names.push_back(svt_amba_addr_mapper::ace_lite_slave_1);
axi_sys_cfg.master_cfg[i].path_cov_slave_names.push_back(svt_amba_addr_mapper::ace_lite_slave_2);
end
```

1. Snippet of Slave Configuration with respect to Path Coverage:

```
foreach(axi sys cfg.slave cfg[i]) begin
      axi sys cfg.slave cfg[i].axi interface type =
 svt axi port configuration::ACE LITE;
      // configure the dest addr mappers
      if (i == 0) begin
        axi_sys_cfg.slave_cfg[i].dest_addr mappers = new[1];
        axi sys cfg.slave cfg[i].dest addr mappers[0] =
 svt amba addr mapper::type id::create("axi slave addr mapper");
 axi sys cfg.slave cfg[i].dest addr mappers[0].path cov slave compon
ent name = svt amba addr mapper::ace lite slave 0;
        axi sys cfg.slave cfg[i].dest addr mappers[0].global addr =
 64'h0;
        axi sys cfg.slave cfg[i].dest addr mappers[0].local addr =
 64'h0;
        axi sys cfg.slave cfg[i].dest addr mappers[0].mask =
 64'hfff ffff ffff ffff;
axi sys cfg.slave cfg[i].dest addr mappers[0].is register addr sp
ace = 0;
axi sys cfg.slave cfg[i].dest addr mappers[0].source masters.push b
ack("ace master 0");
axi sys cfg.slave cfg[i].dest addr mappers[0].source masters.push b
ack("ace master 1");
 axi_sys_cfg.slave_cfg[i].dest_addr_mappers[0].source_masters.push_b
ack("ace master 2");
axi sys cfg.slave cfg[i].dest addr mappers[0].source masters.push b
ack("ace master 3");
axi sys cfg.slave cfg[i].dest addr mappers[0].source masters.push b
ack("ace master 4");
axi sys cfg.slave cfg[i].dest addr mappers[0].source masters.push b
ack("ace master 5");
      else if (i == 1) begin
        axi sys cfg.slave cfg[i].dest addr mappers = new[1];
        axi sys cfg.slave cfg[i].dest addr mappers[0] =
 svt amba addr mapper::type id::create("axi slave addr mapper");
 axi sys cfg.slave cfg[i].dest addr mappers[0].path cov slave compon
ent name = svt amba addr mapper::ace lite slave 1;
        axi sys cfg.slave cfg[i].dest addr mappers[0].global addr =
 64'h1000 0000 0000 0000;
        axi sys cfg.slave cfg[i].dest addr mappers[0].local addr =
 64'h1000 0000 0000 0000;
```

```
axi sys cfg.slave cfg[i].dest addr mappers[0].mask =
 64'hfff ffff ffff ffff;
axi sys cfg.slave cfg[i].dest addr mappers[0].is register addr sp
ace = 0;
axi sys cfg.slave cfg[i].dest addr mappers[0].source masters.push b
ack("ace master 0");
axi sys cfg.slave cfg[i].dest addr mappers[0].source masters.push b
ack("ace master 1");
axi sys cfg.slave cfg[i].dest addr mappers[0].source masters.push b
ack("ace master 2");
axi sys cfg.slave cfg[i].dest addr mappers[0].source masters.push b
ack("ace master 3");
axi sys cfg.slave cfg[i].dest addr mappers[0].source masters.push b
ack("ace master 4");
axi sys cfg.slave cfg[i].dest addr mappers[0].source masters.push b
ack("ace master 5");
      end
      else if (i == 2) begin
        axi sys cfg.slave cfg[i].dest addr mappers = new[1];
        axi sys cfg.slave cfg[i].dest addr mappers[0] =
 svt amba addr mapper::type id::create("axi slave addr mapper");
 axi sys cfg.slave cfg[i].dest addr mappers[0].path cov slave compon
ent name = svt amba addr mapper::ace lite slave 2;
        axi sys cfg.slave cfg[i].dest addr mappers[0].global addr =
 64'h2000 0000 0000 0000;
        axi sys cfg.slave cfg[i].dest addr mappers[0].local addr =
 64'h2000 0000 0000 0000;
        axi sys cfg.slave cfg[i].dest addr mappers[0].mask =
 64'hfff ffff ffff ffff;
 axi_sys_cfg.slave_cfg[i].dest addr mappers[0].is register addr sp
ace = 0;
 axi sys cfg.slave cfg[i].dest addr mappers[0].source masters.push b
ack("ace master 0");
axi sys cfg.slave cfg[i].dest addr mappers[0].source masters.push b
ack("ace master 1");
axi sys cfg.slave cfg[i].dest addr mappers[0].source masters.push b
ack("ace master 2");
axi sys cfg.slave cfg[i].dest addr mappers[0].source masters.push b
ack("ace master 3");
```

```
axi sys cfg.slave cfg[i].dest addr mappers[0].source masters.push b
ack("ace master 4");
axi sys cfg.slave cfg[i].dest addr mappers[0].source masters.push b
ack("ace master 5");
      end
      else if (i == 3) begin
        axi sys cfg.slave cfg[i].dest addr mappers = new[1];
        axi sys cfg.slave cfg[i].dest addr mappers[0] =
 svt amba addr mapper::type id::create("axi slave addr mapper");
 axi sys cfg.slave cfg[i].dest addr mappers[0].path cov slave compon
ent name = svt amba addr mapper::ace lite slave 3;
        axi_sys_cfg.slave_cfg[i].dest_addr_mappers[0].global_addr =
 64'h3000 0000 0000 0000;
        axi sys cfg.slave cfg[i].dest addr mappers[0].local addr =
 64'h3000 0000 0000 0000;
        axi sys cfg.slave cfg[i].dest addr mappers[0].mask =
 64'hfff ffff ffff ffff;
axi sys cfg.slave cfg[i].dest addr mappers[0].is register addr sp
ace = 0;
axi sys cfg.slave cfg[i].dest addr mappers[0].source masters.push b
ack("ace master 0");
axi_sys_cfg.slave_cfg[i].dest addr mappers[0].source masters.push b
ack("ace master 1");
axi sys cfg.slave cfg[i].dest addr mappers[0].source masters.push b
ack("ace master 2");
axi sys cfg.slave cfg[i].dest addr mappers[0].source masters.push b
ack("ace master 3");
axi sys cfg.slave cfg[i].dest addr mappers[0].source masters.push b
ack("ace master 4");
 axi sys cfg.slave cfg[i].dest addr mappers[0].source masters.push b
ack("ace master 5");
      end
    end
```

Wait State Mechanisms

There are two ways to insert wait states in awready signal.

- Program the value of svt_axi_transaction::addr_ready_delay to apply delays
 in awready signal assertion from the slave. See class reference HTML for further
 reference.
- Set svt_axi_transaction::suspend_awready to 1. This can be set to 1 from the svt_axi_slave_memory_reponse_sequence in the testbench. Once svt_axi_transaction::suspend_awready is set to 1, active slave VIP will drive awready signal to 0 and will wait for svt_axi_transaction::suspend_awready to become 0 before driving awready signal high.

Note:

This is applicable only when

svt_axi_port_configuration::default_awready is set to 0. See class reference HTML for further reference.

Interconnect Routing

Interconnect Routing you to redefine the master to slave routing behavior in the interconnect VIP. Interconnect VIP will call this method and use the first slave port returned by this function to route the incoming master transaction.

By default, this method is undefined and returns FALSE.

It is expected to define this method with the routing behavior of your choice and it must return TRUE. Interconnect VIP will then use the first slave port returned by this function for routing master transaction. Else, it will use its default mode of routing master transactions to slave ports based on the address ranges.

Note:

This method is applicable for Interconnect VIP and System Monitor component.

The following system configuration function needs to be programmed to enable this feature.

```
extern virtual function bit
get_interconnect_slave_route_port(bit[`SVT_AXI_MAX_ADDR_WIDTH-1:0]
tagged_master_addr, bit is_register_addr_space, int master_port_id,
  output int
slave port ids[$]);
```

For more details, see AXI Class Reference HTML.

Usage Examples:

```
// provide master to slave routing mechanism of user's
choice to be used by interconnect
function bit get interconnect slave route port
```

```
(bit[`SVT_AXI_MAX_ADDR_WIDTH-1:0] tagged_master_addr, bit
  is_register_addr_space,
  int master_port_id, output int slave_port_ids[$]);
  randcase
  30 : begin
  slave_port_ids.push_back(master_port_id);
  return(1);
  end
  70 : return(0);
  endcase
  endfunction: get_interconnect_slave_route_port
```

Support for Transaction Splitting Across Two Slaves

Some interconnect DUTs have a feature where a single master transaction is routed across two slaves. In order that the transaction routing and data integrity checks are processed correctly in the system monitor, it is required to split the original master transaction as two separate transactions at a user-configured boundary. This user-defined boundary is specified in the following parameter:

```
    svt axi port configuration::byte boundary for master xact split
```

The transactions which are split across two slaves must be indicated through this callback in the system monitor.

```
svt_axi_system_monitor_callback::
pre_add_to_input_xact_queue(svt_axi_system_monitor system_monitor,
svt_axi_transaction xact, ref bit split_original_xact);
```

After splitting, the split transactions are available through this callback:

```
svt_axi_system_monitor_callback::post_xact_split(svt_axi_system_monitor
system_monitor, svt_axi_transaction xact, svt_axi_transaction
split xacts[$]);
```

Once set, the system monitor splits the original transaction at the given boundary and uses the split master transactions for further processing. The original master_xact can be retrieved from the split transactions using a property named 'causal_xact'. The following code indicates that a transaction processed by the system monitor is a split transaction. This code could be used in callbacks if it is required to identify whether a transaction is a split transaction. The original transaction is given in 'parent xact':

```
if ($cast(parent xact, xact.get causal ref()) && (parent xact != null))
```

Support for 'data_width' of 2048 Bits

Based on the AXI specification, the data bus can have a maximum width of 1024 bits.

In addition to the <code>data_width</code> specified in the specification, the AXI VIP also supports a data bus width of 2048 bits. This is supported in the master and slave VIPs for both active and passive modes.

To use the data width of 2048 bits in AXI VIP, follow these steps:

- 1. Compile the VIP with the following macro values defined:
 - ° `define SVT AXI MAX DATA WIDTH 2048
 - ° `define SVT AXI SIZE WIDTH 4
 - define SVT MEM MAX DATA WIDTH 2048

You can define these as part of compile options for VIP compile, or add it in the svt_axi_user_defines.svi file.

- 2. With the above mentioned macros re-defined, you can set/use:
 - svt axi port configuration::data width = 2048;
 - o svt_axi_transaction::burst_size =
 svt axi transaction::BURST SIZE 2048BIT;

11

Usage Notes

This chapter provides usage notes for AXI Verification IP.

This chapter discusses the following topics:

- Managing Coverage Through Exclude File
- AXI SolvNetPlus Articles

Managing Coverage Through Exclude File

As per the requirement, coverbins or covergroups can be excluded, by using the exclude file. The exclude file can be generated using Verdi and the exclusions can be incorporated in the urgReport.

Note:

For more information, see Verdi documentation.

AXI SolvNetPlus Articles

This table lists the SolvNetPlus articles related to AMBA AXI.

Table 23 AXI SolvNetPlus Articles

Article Number	Title
000039968	VC VIP: Specifying Custom Agent Names for SVT AXI VIP
000038530	VC-VIP: Generating write data before address from AXI4_LITE master vip
000035665	VC VIP: Difference Between AXI Transaction Attributes 'data []' and 'physical_data []' in AXI VIP
000035554	VC VIP: Injecting Error in Active Slave VIP Response (UVM example) in AXI VIP
000035274	VC VIP: Disabling Default Cover-Groups in AMBA AXI [master/slave] VIP
000033250	VC VIP: Adding an User-defined Covergroup in AXI

Table 23 AXI SolvNetPlus Articles (Continued)

Article Number	Title
000031384	VC VIP: Verifying an RN using a standalone interconnect VIP
000030800	VC VIP: Start Using AXI VIP with Basic Understanding of UVM
000030550	VC VIP AXI-ACE: Example of Partial Cacheline WriteBack Transaction
000030543	VC VIP: Generate Interleave Response from AXI Interconnect VIP
000024400	VC VIP: Start Using AXI VIP with Basic Understanding of UVM
000021821	VC VIP: Halting a Transaction from Driver in AXI
000021816	VC VIP: Understanding the UVM_FATAL Error of AXI System Monitor
000021800	VC-VIP: Understanding the AXI System Monitor Error 'register_fail:AMBA:AXI_ACE:coherent_resp_start_conditions_check' in SVT AXI
000021470	VC VIP: Displaying Protocol Checks Status in SVT AXI VIP
000020325	VC VIP: Increasing the Number of Master and Slave VIPs in axi_system_env Beyond 16
000020326	VC VIP: Disabling the System Configuration Print From AXI
000008787	VC VIP: Understanding the Features for Doing Performance Verification of AXI/ACE Interconnect DUT in AXI VIP
000008753	VC VIP: Suspending the Read Response in SVT AXI Slave VIP
000020322	VC VIP: How to Add Custom Checks in AXI System Monitor in Addition to the built-in Data Integrity and Routing Checks?
000020256	VC VIP: I am Using ACE Full Slave VIP. How to Send DVMCOMPLETE on AC Channel for Incoming DVMSYNC?
000020271	VC VIP: Disabling Read Data Interleaving From AXI Slave
000020270	VC VIP: Implement Custom Protocol Checks (That are not Part of the AXI Specification) While Using AXI
000019648	VC VIP: While using the AXI, I am getting error "UVM_FATAL :: [pre_randomize] A valid configuration is not available. One must either be set on the svt_axi_master instance, or one Should be Available Through the m_sequencer Property"
000019650	VC VIP: Setting up Secure and non-Secure Address Regions for AXI-ACE Master
000019613	VC VIP: Using the Master VIP to Drive the AXI Slave DUT of data_width of 288 bit

Table 23 AXI SolvNetPlus Articles (Continued)

Article Number	Title
000018675	VC VIP: How Can I Send a Write Transaction From AXI Master VIP With AWVALID and WVALID Asserted at the Same Time?
000018673	VC VIP: Disabling Default Snoop Response Sequence on the Snoop Sequencer of the Master Agent in AMBA ACE
000018511	VC VIP: Tracking the Number of Transactions Completed From an AMBA AXI Master Sequence
000018492	VC VIP: How to Disable/Enable BVALID Time out Error in VIP
000018423	VC VIP: Sending Byte/Half-word Transfers on a 32-bit Data Bus AXI Master VIP for AMBA
000018403	VC VIP: How to Setup Configuration Mechanism in Testbench to Allow Maximum Flexibility for Each Test to Set Custom Configuration with AXI VIP
000018319	VC VIP: How to Enable User-defined Signals in AXI
000018243	AXI-ACE: Coherent Transaction not Getting Generated and Driven by the ACE Master VIP
000018244	VC VIP: Issue With the arsnoop_ardomain_arbar_reserve_value_check Check Over an ACE Channel Using AXI-ACE
000018239	VC VIP: Different valid/ready Delays in Write and Read Channels With AXI
000018240	AXI-SVT: Program Different Delays in the Snoop Response Channel
000018183	VC VIP: Exception Handling With AXI
000018177	VC VIP: Driving User-Defined Values on AWUSER and ARUSER in AXI
000018184	VC VIP: Generating an Illegal WRAP Transaction for Testing With AXI
000018100	VC VIP AMBA: How to collect completed transactions on the read channel/write channel of AXI ACE master/slave VIP?
000008602	VC VIP: Configuring Different ID Widths for Write and Read Channels in AXI
000008513	VC VIP: Configuration Example for Connecting AXI4 Master to AXI4-Lite Slave
000008491	VC VIP: AXI Fixed Transfers on Un-Aligned Address With burst_length Greater Than One
000008478	VC VIP: Generating Cache Maintenance Transactions in the ACE-LITE Mode of AMBA ACE

Table 23 AXI SolvNetPlus Articles (Continued)

Article Number	Title
000008431	VC VIP: Data Interleaving Application Note for AXI
000008447	VC VIP: WSTRB Generation in AXI
000008444	VC VIP AXI-ACE: Example of Partial Cacheline WriteBack Transaction
000008398	VC VIP: Generate Interleave Response from AXI Interconnect VIP
000008382	VC VIP: Generate Write Out of Order Response From AXI Slave VIP
000008387	VC VIP: Adding a User Defined Coverage Group (UVM example) in AXI
000008308	AXI-SVT: Generating Exclusive Access From AXI SVT Master
000017774	VC VIP: How to Assert and Deassert AXI SVT VIP Reset?
000017602	VC VIP: How to Generate Interleaved Write Data From AXI Master VIP?
000017063	AXI-SVT: Disabling Reporting of svt_axi_system_configuration/Phase in UVM
000016891	AXI-SVT: Code Coverage for AMBA SVT VIP's Using VCS
000008273	AXI-SVT: How to Configure the AXI SVT UVM VIP Master Sequence Library?
08080000	VC VIP: Signal Connection from Master/Slave VIP to Slave/Master DUT in AXI VIP
000008072	VC VIP: How to Make Clock Connections for VIP Master/Slave Interfaces in AXI VIP?
000018066	VC VIP: How to Constrain the AMBA ACE Transaction for DVM Operations in VMM Scenario
000016239	VC VIP: Tracking AXI Transaction for its Protocol Phase Completion
000009050	VC VIP: Adding Custom Analysis Ports in SVT AXI VIP
000009051	VC VIP: Adding Custom Analysis Ports in AXI4 Stream VIP
000009060	VC VIP: Driving 'awqos', 'arqos', 'awregion', 'arregion' Signals from SVT AXI Master VIP
000009061	VC VIP: Querying the Number of Outstanding Transactions, Completed Transactions on SVT AXI Master and Slave VIPs
000008992	VC VIP: Delaying the Response from AXI Slave VIP Using delayed_response_request_port

Table 23 AXI SolvNetPlus Articles (Continued)

Article Number	Title
000008984	VC-VIP: SVT AXI Slave VIP: FIFO Memory Usage with Fixed Burst Types

12

Troubleshooting

This chapter provides some useful information that can help you troubleshoot common issues that you may encounter while using the AXI VIP. This chapter discusses the following topics:

Using Debug Port

Using Debug Port

Port interfaces svt_axi_master_if and svt_axi_slave_if of AXI VIP provide a modport svt_axi_debug_modport for debugging purpose. The signals in the debug modport represent the transaction number and beat number which are currently executing on all channels of the AXI port.

The debug port signals starting with *mon* are driven by the port monitor within the Master and Slave Agent. The signals, read_addr_xact_num, write_addr_xact_num, write_data_xact_num and write_data_beat_num are driven by master driver in Master Agent. The signals, read_data_xact_num, read_data_beat_num and write_resp_xact_num are driven by slave driver in Slave Agent.

13

Reporting Problems

Introduction

This chapter outlines the process for working through and reporting VIP transactor issues encountered in the field. It describes the data you must submit when a problem is initially reported to Synopsys. After a review of the initial information, Synopsys may decide to request adjustments to the information being requested, which is the focus of the next section. This section outlines the process for working through and reporting problems. It shows how to use Debug Automation to enable all the debug capabilities of any VIP. In addition, the VIP provides a case submittal tool to help you pack and send all pertinent debug information to Synopsys Support.

Debug Automation

Every Synopsys model contains a feature called "debug automation". It is enabled through svt_debug_opts plusarg. The Debug Automation feature allows you to enable all relevant debug information. The following are critical features of debug automation:

- Enabled by the use of a command line run-time plusarg.
- Can be enabled on individual VIP instances or multiple instances using regular expressions.
- Enables debug or verbose message verbosity:
 - The timing window for message verbosity modification can be controlled by supplying start time and end time.
- Enables at one time any, or all, standard debug features of the VIP:
 - Transaction Trace File generation
 - Transaction Reporting enabled in the transcript
 - PA database generation enabled

- Debug Port enabled
- Optionally, generates a file name svt_model_out.fsdb when Verdi libraries are available

When the Debug feature is enabled, then all VIP instances that are enabled for debug will have their messages routed to a file named *svt_debug.transcript*.

Enabling and Specifying Debug Automation Features

Debug Automation is enabled through the use of a run-time plusarg named +svt_debug_opts. This plusarg accepts an optional string-based specification to control various aspects Debug Automation. If this command control specification is not supplied, then the feature will default to being enabled on all VIP instances with the default options listed as follows:

Note the following about the plusarg:

- The command control string is a comma separated string that is split into the multiple fields.
- All fields are optional and can be supplied in any order.

The command control string uses the following format (white space is disallowed):

inst:<inst>, type:<string>, feature:<string>, start_time:<longint>, end_time:
<longint>, verbosity:<string>

The following table explains each control string:

Table 24 Control Strings for Debug Automation plusarg

Field	Description
inst	Identifies the VIP instance to apply the debug automation features. Regular expressions can be used to identify multiple VIP instances. If this value is not supplied, and if a type value is not supplied, then the debug automation feature will be enabled on all VIP instances.
type	Identifies a class type to apply the debug automation features. When this value is supplied then debug automation will be enabled for all instances of this class type.
feature	Identifies a sub-feature that can be defined by VIP designers to identify smaller grouping of functionality that is specific to that title. The definition and implementation of this field is left to VIP designers, and by default it has no effect on the debug automation feature. (Specific to VIP titles)
start_time	Identifies when the debug verbosity settings will be applied. The time must be supplied in terms of the timescale that the VIP is compiled. If this value is not supplied, then the verbosity settings will be applied at time zero.

Table 24 Control Strings for Debug Automation plusarg (Continued)

Field	Description
end_time	Identifies when the debug verbosity settings will be removed. The time must be supplied in terms of the timescale that the VIP is compiled. If this value is not supplied, then the debug verbosity remains in effect until the end of the simulation.
verbosity	Message verbosity setting that is applied at the <code>start_time</code> . Two values are accepted in all methodologies: DEBUG and VERBOSE. UVM and OVM users can also supply the verbosity that is native to their respective methodologies (UVM_HIGH/UVM_FULL and OVM_HIGH/OVM_FULL). If this value is not supplied then the verbosity defaults to DEBUG/UVM_HIGH/OVM_HIGH. When this feature is enabled, then all VIP instances that are enabled for debug will have their messages routed to a file named <code>svt_debug.transcript</code> .

Examples:

Enable on all VIP instances with default options:

```
+svt debug opts
```

Enable on all instances:

- containing the string "endpoint" with a verbosity of UVM_HIGH
- starting at time zero (default) until the end of the simulation (default):

```
+svt debug opts=inst:/.*endpoint.*/,verbosity:UVM HIGH
```

Enable on all instances:

starting at time 1000 until time 1500:

```
+svt debug opts=start time:1000,end time:1500,verbosity:VERBOSE
```

Enable debug feature on all instances using default options:

 By setting the macro SVT_DEBUG_OPTS to 1 in the command line, the debug feature is enabled on all instances using default options. The macro will enable the XMLs and Trace files.

```
gmake <testname> SVT DEBUG OPTS=1 PA=FSDB
```

Note:

The SVT_DEBUG_OPTS option is available through the installed VIP examples, but if required, in customer environments, then a similar feature should be added to their environment. The PA=FSDB option is the default option available in public examples and is required to enable Verdi libraries, and that when this option is used, then the Debug Opts file will record VIP activity to a file named svt model log.fsdb. In addition, the SVT Automated Debug

feature will enable waveform generation to an FSDB file, if the Verdi libraries are available. When enabled this feature, it should cause the simulator to dump waveform information only for the VIP interfaces.

When this feature is enabled then all VIP instances that have been enabled for debug will have their messages routed to a file named svt debug.transcript.

Debug Automation Outputs

The Automated Debug feature generates a *svt_debug.out*file. It records important information about the debug feature itself, and data about the environment that the VIPs are operating in. This file records the following information:

- · The compiled timeunit for the SVT package
- · The compiled timeunit for each SVT VIP package
- Version information for the SVT library
- Version information for each SVT VIP
- Every SVT VIP instance, and whether the VIP instance has been enabled for debug
- For every SVT VIP enabled for debug, a list of configuration properties that have been modified to enable debug will be listed
- A list of all methodology phases will be recorded, along with the start time for each phase

The following are the output files generated:

- svt_debug.out: It records important information about the debug feature itself, and data about the environment that the VIPs are operating. One file is optionally created when this feature is enabled, depending on if the Verdi libraries are available.
- svt debug.transcript: Log files generated by the simulation run.
- transaction_trace: Log files that records all the different transaction activities generated by VIPs.
- svt_model_log.fsdb: Contains PA FSDB information (if the VIP supports this), and
 which contains other recorded activity. The additional information records signal activity
 associated with the VIP interface, TLM input (through SIPP ports), other TLM output
 activity, configurations applied to the VIP, and all callback activity (recorded by before
 and after callback execution).

FSDB File Generation

To enable FSDB writing capabilities, the simulator compile-time options and environment must be updated to enable this. The steps to enable this are specific to the simulator being used (the {LINUX/LINUX64} label needs to be replaced based on the platform being used). The ability to write to an FSDB file requires that the user supplies the Verdi dumper libraries when they compile their testbench. If these are not supplied then the VIP will not be enabled to generate the <code>svt_model_log.fsdb</code>file.

VCS

The following must be added to the compile-time command:

```
-debug access
```

For more information on how to set the FSDB dumping libraries, see Appendix B section in *Linking Novas Files with Simulators and Enabling FSDB Dumping* guide available at: \$VERDI_HOME/doc/linking_dumping.pdf.

Questa

The following must be added to the compile-time command:

```
+define+SVT FSDB ENABLE -pli novas fli.so
```

Incisive

The following must be added to the compile-time command:

```
+define+SVT FSDB ENABLE -access +r
```

Initial Customer Information

Follow these steps when you call the Synopsys Support Center:

- 1. Before you contact technical support, be prepared to provide the following:
 - A description of the issue under investigation.
 - A description of your verification environment.

Enable the Debug Opts feature. For more information, see the Debug Automation.

Sending Debug Information to Synopsys

To help you debug testing issues, follow the given instructions to pack all pertinent debug information into one file which you can send to Synopsys (or to other users in your company):

- 1. Create a description of the issue under investigation. Include the simulation time and bus cycle of the failure, as well as any error or warning messages that are part of the failure.
- 2. Create a description of your verification environment. Assemble information about your simulation environment, making sure to include:
 - OS type and version
 - Testbench language (SystemVerilog or Verilog)
 - Simulator and version
 - DUT languages (Verilog)
- 3. Use the VIP case submittal tool to pack a file with the appropriate debug information. It has the following usage syntax:

```
$DESIGNWARE HOME/bin/snps vip debug [-directory <path>]
```

The tool will generate a <username>.<uniqid>.svd file in the current directory. The following files are packed into a single file:

FSDB

HISTL

MISC

SLID

SVTO

SVTX

TRACE

VCD

VPD

If any one of the above files are present, then the files will be saved in the <username>.<uniqid>.svd in the current directory. The simulation transcript file will not be part of this and it will be saved separately.

The -directory switch can be specified to select an alternate source directory.

- 1. You will be prompted by the case submittal tool with the option to include additional files within the SVD file. The simulation transcript files cannot be automatically identified and it must be provided during this step.
- 2. The case submittal tool will display options on how to send the file to Synopsys.

Limitations

Enabling DEBUG or VERBOSE verbosity is an expensive operation, both in terms of runtime and disk space utilization. The following steps can be used to minimize this cost:

- Only enable the VIP instance necessary for debug. By default, the +svt_debug_opts command enables Debug Opts on all instances, but the 'inst' argument can be used to select a specific instance.
- Use the start_time and end_time arguments to limit the verbosity changes to the specific time window that needs to be debugged.