Inheritance diagram for class svt_mem_ram_sequence:
Base class for all SVT mem ram sequences. It is extended from svt_mem_sequence which is a reactive sequence.
Public Member Functions | |
| task | body ( ) |
| function uvm_object | create ( string name = "" ) |
| virtual function uvm_object_wrapper | get_object_type ( ) |
| static function type_id | get_type ( ) |
| virtual function string | get_type_name ( ) |
| virtual function void | m_set_p_sequencer ( ) |
| function void | new ( string name = "svt_mem_ram_sequence", string suite_spec = "" ) |
Public Attributes | |
| svt_mem_sequencer | p_sequencer |
| static const string | type_name = "svt_mem_ram_sequence"; |
Member Typedefs | |
| typedef class | type_id |
|
||||
body
Response to request from mem driver by performing read/write to memory core.
| ||||
|
|
||||
|
|
||||||
|
|
||||||
|
|
||||||
|
|
||||
|
|
||||||||
CONSTRUCTOR: Create a new SVT sequence object
| ||||||||
|
|
|
Parent Sequencer Declaration.
|
|
|